| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | target/i386: Always completely initialize TranslateFault | Richard Henderson | 2022-12-01 | 1 | -15/+19 |
| * | target/i386: allow MMX instructions with CR4.OSFXSR=0 | Paolo Bonzini | 2022-12-01 | 1 | -1/+2 |
| * | target/i386: hardcode R_EAX as destination register for LAHF/SAHF | Paolo Bonzini | 2022-11-15 | 1 | -2/+2 |
| * | target/i386: fix cmpxchg with 32-bit register destination | Paolo Bonzini | 2022-11-15 | 1 | -26/+56 |
| * | Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging | Stefan Hajnoczi | 2022-11-03 | 5 | -6/+18 |
| |\ |
|
| | * | target/i386: Fix test for paging enabled | Richard Henderson | 2022-11-02 | 1 | -5/+5 |
| | * | target/i386: Set maximum APIC ID to KVM prior to vCPU creation | Zeng Guang | 2022-10-31 | 3 | -0/+12 |
| | * | target/i386: Fix calculation of LOCK NEG eflags | Qi Hu | 2022-10-31 | 1 | -1/+1 |
| * | | target/i386: Expand eflags updates inline | Richard Henderson | 2022-10-31 | 3 | -51/+25 |
| * | | accel/tcg: Remove will_exit argument from cpu_restore_state | Richard Henderson | 2022-10-31 | 1 | -1/+1 |
| * | | target/i386: Use cpu_unwind_state_data for tpr access | Richard Henderson | 2022-10-31 | 1 | -2/+23 |
| |/ |
|
| * | Merge tag 'pull-tcg-20221026' of https://gitlab.com/rth7680/qemu into staging | Stefan Hajnoczi | 2022-10-26 | 2 | -15/+19 |
| |\ |
|
| | * | target/i386: Convert to tcg_ops restore_state_to_opc | Richard Henderson | 2022-10-26 | 2 | -15/+19 |
| * | | Merge tag 'trivial-branch-for-7.2-pull-request' of https://gitlab.com/laurent... | Stefan Hajnoczi | 2022-10-25 | 2 | -5/+3 |
| |\ \
| |/
|/| |
|
| | * | Drop useless casts from g_malloc() & friends to pointer | Markus Armbruster | 2022-10-22 | 2 | -5/+3 |
| * | | target/i386: implement FMA instructions | Paolo Bonzini | 2022-10-22 | 7 | -2/+134 |
| * | | target/i386: implement F16C instructions | Paolo Bonzini | 2022-10-20 | 7 | -4/+66 |
| * | | target/i386: introduce function to set rounding mode from FPCW or MXCSR bits | Paolo Bonzini | 2022-10-20 | 2 | -95/+25 |
| * | | target/i386: decode-new: avoid out-of-bounds access to xmm_regs[-1] | Paolo Bonzini | 2022-10-20 | 1 | -1/+1 |
| |/ |
|
| * | target/i386: remove old SSE decoder | Paolo Bonzini | 2022-10-18 | 5 | -1907/+19 |
| * | target/i386: move 3DNow to the new decoder | Paolo Bonzini | 2022-10-18 | 6 | -76/+74 |
| * | target/i386: Enable AVX cpuid bits when using TCG | Paul Brook | 2022-10-18 | 1 | -5/+5 |
| * | target/i386: implement VLDMXCSR/VSTMXCSR | Paolo Bonzini | 2022-10-18 | 2 | -0/+45 |
| * | target/i386: implement XSAVE and XRSTOR of AVX registers | Paolo Bonzini | 2022-10-18 | 1 | -3/+75 |
| * | target/i386: reimplement 0x0f 0x28-0x2f, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -0/+185 |
| * | target/i386: reimplement 0x0f 0x10-0x17, add AVX | Paolo Bonzini | 2022-10-18 | 5 | -0/+264 |
| * | target/i386: reimplement 0x0f 0xc2, 0xc4-0xc6, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -0/+81 |
| * | target/i386: reimplement 0x0f 0x38, add AVX | Paolo Bonzini | 2022-10-18 | 6 | -8/+524 |
| * | target/i386: Use tcg gvec ops for pmovmskb | Richard Henderson | 2022-10-18 | 1 | -5/+83 |
| * | target/i386: reimplement 0x0f 0x3a, add AVX | Paolo Bonzini | 2022-10-18 | 5 | -1/+491 |
| * | target/i386: clarify (un)signedness of immediates from 0F3Ah opcodes | Paolo Bonzini | 2022-10-18 | 2 | -5/+5 |
| * | target/i386: reimplement 0x0f 0xd0-0xd7, 0xe0-0xe7, 0xf0-0xf7, add AVX | Paolo Bonzini | 2022-10-18 | 4 | -11/+122 |
| * | target/i386: reimplement 0x0f 0x70-0x77, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -6/+293 |
| * | target/i386: reimplement 0x0f 0x78-0x7f, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -0/+138 |
| * | target/i386: reimplement 0x0f 0x50-0x5f, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -1/+210 |
| * | target/i386: reimplement 0x0f 0xd8-0xdf, 0xe8-0xef, 0xf8-0xff, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -1/+63 |
| * | target/i386: reimplement 0x0f 0x60-0x6f, add AVX | Paolo Bonzini | 2022-10-18 | 3 | -1/+262 |
| * | target/i386: Introduce 256-bit vector helpers | Paolo Bonzini | 2022-10-18 | 4 | -0/+14 |
| * | target/i386: implement additional AVX comparison operators | Paolo Bonzini | 2022-10-18 | 2 | -0/+65 |
| * | target/i386: provide 3-operand versions of unary scalar helpers | Paolo Bonzini | 2022-10-18 | 3 | -25/+61 |
| * | target/i386: support operand merging in binary scalar helpers | Paolo Bonzini | 2022-10-18 | 1 | -0/+16 |
| * | target/i386: extend helpers to support VEX.V 3- and 4- operand encodings | Paolo Bonzini | 2022-10-18 | 3 | -238/+265 |
| * | target/i386: Prepare ops_sse_header.h for 256 bit AVX | Paul Brook | 2022-10-18 | 1 | -40/+76 |
| * | target/i386: move scalar 0F 38 and 0F 3A instruction to new decoder | Paolo Bonzini | 2022-10-18 | 3 | -289/+321 |
| * | target/i386: validate SSE prefixes directly in the decoding table | Paolo Bonzini | 2022-10-18 | 2 | -0/+38 |
| * | target/i386: validate VEX prefixes via the instructions' exception classes | Paolo Bonzini | 2022-10-18 | 4 | -12/+239 |
| * | target/i386: add AVX_EN hflag | Paul Brook | 2022-10-18 | 3 | -0/+16 |
| * | target/i386: add CPUID feature checks to new decoder | Paolo Bonzini | 2022-10-18 | 2 | -0/+75 |
| * | target/i386: add CPUID[EAX=7,ECX=0].ECX to DisasContext | Paolo Bonzini | 2022-10-18 | 1 | -0/+2 |
| * | target/i386: add ALU load/writeback core | Paolo Bonzini | 2022-10-18 | 4 | -1/+212 |
