index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
i386
/
translate.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
target/i386: Implement CPUID_EXT_RDRAND
Richard Henderson
2019-05-22
1
-15
/
+47
*
tcg: Hoist max_insns computation to tb_gen_code
Richard Henderson
2019-04-24
1
-2
/
+2
*
target/i386: Generate #UD for LOCK on a register increment
Peter Maydell
2019-04-09
1
-0
/
+5
*
avoid TABs in files that only contain a few
Paolo Bonzini
2019-01-11
1
-6
/
+6
*
target/i386: Generate #UD when applying LOCK to a register destination
Richard Henderson
2018-11-27
1
-15
/
+20
*
target/i386: Remove #ifdeffed-out icebp debugging hack
Peter Maydell
2018-10-31
1
-6
/
+0
*
target/i386: fix translation for icount mode
Pavel Dovgalyuk
2018-10-02
1
-3
/
+3
*
target/i386: rename HF_SVMI_MASK to HF_GUEST_MASK
Paolo Bonzini
2018-10-02
1
-2
/
+2
*
target/i386: move x86_64_hregs to DisasContext
Emilio G. Cota
2018-10-02
1
-153
/
+154
*
target/i386: move cpu_tmp1_i64 to DisasContext
Emilio G. Cota
2018-10-02
1
-80
/
+80
*
target/i386: move cpu_tmp3_i32 to DisasContext
Emilio G. Cota
2018-10-02
1
-32
/
+32
*
target/i386: move cpu_tmp2_i32 to DisasContext
Emilio G. Cota
2018-10-02
1
-173
/
+174
*
target/i386: move cpu_ptr1 to DisasContext
Emilio G. Cota
2018-10-02
1
-26
/
+26
*
target/i386: move cpu_ptr0 to DisasContext
Emilio G. Cota
2018-10-02
1
-49
/
+52
*
target/i386: move cpu_tmp4 to DisasContext
Emilio G. Cota
2018-10-02
1
-39
/
+39
*
target/i386: move cpu_tmp0 to DisasContext
Emilio G. Cota
2018-10-02
1
-138
/
+144
*
target/i386: move cpu_T1 to DisasContext
Emilio G. Cota
2018-10-02
1
-171
/
+170
*
target/i386: move cpu_T0 to DisasContext
Emilio G. Cota
2018-10-02
1
-580
/
+594
*
target/i386: move cpu_A0 to DisasContext
Emilio G. Cota
2018-10-02
1
-236
/
+236
*
target/i386: move cpu_cc_srcT to DisasContext
Emilio G. Cota
2018-10-02
1
-14
/
+18
*
fix "Missing break in switch" coverity reports
Paolo Bonzini
2018-08-23
1
-0
/
+2
*
target-i386: Allow interrupt injection after STGI
Jan Kiszka
2018-06-28
1
-1
/
+2
*
target/i386: Fix BLSR and BLSI
Richard Henderson
2018-06-28
1
-17
/
+9
*
tcg: Pass tb and index to tcg_gen_exit_tb separately
Richard Henderson
2018-06-02
1
-4
/
+4
*
tcg: fix s/compliment/complement/ typos
Emilio G. Cota
2018-05-20
1
-1
/
+1
*
translator: merge max_insns into DisasContextBase
Emilio G. Cota
2018-05-09
1
-4
/
+1
*
Add missing bit for SSE instr in VEX decoding
Eugene Minibaev
2018-04-09
1
-1
/
+3
*
target/i386: Fix andn instruction
Alexandro Sanchez Bach
2018-04-05
1
-1
/
+1
*
tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*
Richard Henderson
2017-12-29
1
-7
/
+6
*
target/i386: Fix handling of VEX prefixes
Peter Maydell
2017-12-21
1
-1
/
+1
*
target/i386: Fix compiler warnings
Stefan Weil
2017-12-21
1
-3
/
+4
*
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
2017-10-27
1
-7
/
+1
|
\
|
*
disas: Remove unused flags arguments
Richard Henderson
2017-10-25
1
-1
/
+1
|
*
target/i386: Convert to disas_set_info hook
Richard Henderson
2017-10-25
1
-7
/
+1
*
|
tcg: Initialize cpu_env generically
Richard Henderson
2017-10-24
1
-3
/
+0
*
|
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
2017-10-24
1
-1
/
+1
*
|
target/i386: check CF_PARALLEL instead of parallel_cpus
Emilio G. Cota
2017-10-24
1
-2
/
+2
*
|
tcg: convert tb->cflags reads to tb_cflags(tb)
Emilio G. Cota
2017-10-24
1
-24
/
+24
*
|
qom: Introduce CPUClass.tcg_initialize
Richard Henderson
2017-10-24
1
-6
/
+0
*
|
tcg: Remove TCGV_EQUAL*
Richard Henderson
2017-10-24
1
-3
/
+3
|
/
*
target/i386: trap on instructions longer than >15 bytes
Paolo Bonzini
2017-10-16
1
-7
/
+22
*
target/i386: introduce x86_ld*_code
Paolo Bonzini
2017-10-16
1
-103
/
+125
*
tcg: remove addr argument from lookup_tb_ptr
Emilio G. Cota
2017-10-10
1
-12
/
+5
*
x86: Correct translation of some rdgsbase and wrgsbase encodings
Todd Eisenberger
2017-10-10
1
-2
/
+2
*
target/i386: set rip_offset for further SSE instructions
Joseph Myers
2017-09-19
1
-1
/
+2
*
target/i386: [tcg] Port to generic translation framework
Lluís Vilanova
2017-09-06
1
-87
/
+19
*
target/i386: [tcg] Port to disas_log
Lluís Vilanova
2017-09-06
1
-13
/
+19
*
target/i386: [tcg] Port to tb_stop
Lluís Vilanova
2017-09-06
1
-12
/
+14
*
target/i386: [tcg] Port to translate_insn
Lluís Vilanova
2017-09-06
1
-24
/
+42
*
target/i386: [tcg] Port to breakpoint_check
Lluís Vilanova
2017-09-06
1
-12
/
+34
[next]