summaryrefslogtreecommitdiffstats
path: root/target/loongarch
Commit message (Expand)AuthorAgeFilesLines
* target/loongarch: Fix return value of CHECK_FPERui Wang2022-11-071-1/+1
* target/loongarch: Separate the hardware flags into MMU index and PLVRui Wang2022-11-075-16/+18
* target/loongarch: Fix emulation of float-point disable exceptionRui Wang2022-11-046-11/+97
* target/loongarch: Adjust the layout of hardware flags bit fieldsRui Wang2022-11-043-3/+14
* target/loongarch: Fix raise_mmu_exception() set wrong exception_indexSong Gao2022-11-042-2/+4
* target/loongarch: Add exception subcodeSong Gao2022-11-042-29/+36
* hw/intc: Fix LoongArch extioi coreisr accessingXiaojuan Yang2022-11-041-8/+11
* target/loongarch: Convert to tcg_ops restore_state_to_opcRichard Henderson2022-10-262-6/+11
* target/loongarch: Fix fnm{sub/add}_{s/d} set wrong flagsSong Gao2022-10-171-6/+6
* target/loongarch: bstrins.w src register need EXT_NONESong Gao2022-10-171-14/+22
* accel/tcg: Introduce tb_pc and log_pcRichard Henderson2022-10-041-1/+1
* hw/core: Add CPUClass.get_pcRichard Henderson2022-10-041-0/+9
* accel/tcg: Add pc and host_pc params to gen_intermediate_codeRichard Henderson2022-09-061-2/+4
* docs/system/loongarch: Update the LoongArch documentXiaojuan Yang2022-08-131-48/+1Star
* target/loongarch: Remove cpu_fcsr0Richard Henderson2022-08-094-22/+20Star
* target/loongarch: Update gdb_set_fpu() and gdb_get_fpu()Song Gao2022-08-052-7/+30
* target/loongarch: Update loongarch-fpu.xmlSong Gao2022-08-051-1/+1
* target/loongarch: add gdb_arch_name()Song Gao2022-08-051-0/+6
* target/loongarch: Fix GDB get the wrong pcSong Gao2022-08-052-3/+6
* target/loongarch: Fix macros SET_FPU_* in cpu.hQi Hu2022-08-051-3/+15
* hw/loongarch: Rename file 'loongson3.XXX' to 'virt.XXX'Xiaojuan Yang2022-07-301-1/+1
* hw/loongarch: Add fdt supportXiaojuan Yang2022-07-192-0/+4
* target/loongarch: Fix float_convd/float_convs test failingSong Gao2022-07-191-63/+80
* target/loongarch/cpu: Fix cpucfg default valueXiaojuan Yang2022-07-191-1/+1
* target/loongarch/op_helper: Fix coverity cond_at_most errorXiaojuan Yang2022-07-191-1/+1
* target/loongarch/tlb_helper: Fix coverity integer overflow errorXiaojuan Yang2022-07-191-2/+2
* target/loongarch/cpu: Fix coverity errors about excp_namesXiaojuan Yang2022-07-191-3/+3
* target/loongarch: Fix loongarch_cpu_class_by_nameXiaojuan Yang2022-07-191-5/+15
* target/loongarch: Clean up tlb when cpu resetSong Gao2022-07-051-0/+1
* target/loongarch: Add lock when writing timer clear regXiaojuan Yang2022-07-041-0/+2
* target/loongarch: Fix the meaning of ECFG reg's VS fieldXiaojuan Yang2022-07-041-0/+4
* target/loongarch: Update READMESong Gao2022-07-041-2/+37
* target/loongarch: Adjust functions and structure to support user-modeSong Gao2022-07-046-1/+72
* target/loongarch: remove unused include hw/loader.hSong Gao2022-07-041-1/+0Star
* target/loongarch: Fix helper_asrtle_d/asrtgt_d raise wrong exceptionSong Gao2022-07-042-2/+4
* target/loongarch: Fix missing update CSR_BADVSong Gao2022-07-041-4/+6
* target/loongarch: remove badaddr from CPULoongArchSong Gao2022-07-042-3/+1Star
* target/loongarch: Add gdb support.Xiaojuan Yang2022-06-064-0/+95
* hw/loongarch: Add LoongArch load elf function.Xiaojuan Yang2022-06-061-0/+2
* hw/loongarch: Add support loongson3 virt machine type.Xiaojuan Yang2022-06-062-0/+4
* target/loongarch: Add timer related instructions support.Xiaojuan Yang2022-06-066-0/+56
* target/loongarch: Add other core instructions supportXiaojuan Yang2022-06-067-0/+233
* target/loongarch: Add TLB instruction supportXiaojuan Yang2022-06-065-0/+499
* target/loongarch: Add LoongArch IOCSR instructionXiaojuan Yang2022-06-068-0/+197
* target/loongarch: Add LoongArch CSR instructionXiaojuan Yang2022-06-067-1/+484
* target/loongarch: Add constant timer supportXiaojuan Yang2022-06-065-0/+77
* target/loongarch: Add LoongArch interrupt and exception handleXiaojuan Yang2022-06-063-0/+234
* target/loongarch: Add MMU support for LoongArch CPU.Xiaojuan Yang2022-06-067-1/+418
* target/loongarch: Implement qmp_query_cpu_definitions()Xiaojuan Yang2022-06-061-0/+26
* target/loongarch: Add basic vmstate description of CPU.Xiaojuan Yang2022-06-064-0/+94
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-06-05 17:55:46 +0200