summaryrefslogtreecommitdiffstats
path: root/target/m68k/helper.h
Commit message (Expand)AuthorAgeFilesLines
* tcg: Combine dh_is_64bit and dh_is_signed to dh_typecodeRichard Henderson2021-06-191-1/+0Star
* target/m68k: implement opcode fetoxm1Laurent Vivier2020-06-021-0/+1
* target/m68k: implement fcoshLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fsinhLaurent Vivier2018-03-131-0/+1
* target/m68k: implement ftanhLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fatanhLaurent Vivier2018-03-131-0/+1
* target/m68k: implement facosLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fasinLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fatanLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fsincosLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fcosLaurent Vivier2018-03-131-0/+1
* target/m68k: implement fsinLaurent Vivier2018-03-131-0/+1
* target/m68k: implement ftanLaurent Vivier2018-03-131-0/+1
* target/m68k: implement ftentoxLaurent Vivier2018-03-091-0/+1
* target/m68k: implement ftwotoxLaurent Vivier2018-03-091-0/+1
* target/m68k: implement fetoxLaurent Vivier2018-03-091-0/+1
* target/m68k: implement flog2Laurent Vivier2018-03-091-0/+1
* target/m68k: implement flog10Laurent Vivier2018-03-091-0/+1
* target/m68k: implement flognLaurent Vivier2018-03-091-0/+1
* target/m68k: implement flognp1Laurent Vivier2018-03-091-0/+1
* target/m68k: add fscale, fgetman and fgetexpLaurent Vivier2018-03-041-0/+3
* target/m68k: add fmod/fremLaurent Vivier2018-03-041-0/+2
* target/m68k: add pflush/ptestLaurent Vivier2018-01-251-0/+2
* target/m68k: add the Interrupt Stack PointerLaurent Vivier2018-01-041-1/+3
* target/m68k: add resetLaurent Vivier2018-01-041-0/+4
* target/m68k: add chk and chk2Laurent Vivier2018-01-041-0/+3
* target/m68k: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota2017-10-241-0/+1
* target/m68k: add fmovemLaurent Vivier2017-06-291-0/+6
* target/m68k: add explicit single and double precision operations (part 2)Laurent Vivier2017-06-291-1/+7
* target/m68k: add fsglmul and fsgldivLaurent Vivier2017-06-291-0/+2
* target/m68k: add explicit single and double precision operationsLaurent Vivier2017-06-291-0/+10
* target/m68k: add fmovecrLaurent Vivier2017-06-291-0/+1
* target-m68k: add FPCR and FPSRLaurent Vivier2017-06-211-2/+3
* target-m68k: use floatx80 internallyLaurent Vivier2017-06-211-15/+22
* target-m68k: Implement bfffoRichard Henderson2017-01-141-0/+3
* target-m68k: Implement bitfield ops for memoryRichard Henderson2017-01-141-0/+7
* target-m68k: Inline shiftsRichard Henderson2016-12-271-3/+0Star
* target-m68k: add cas/cas2 opsLaurent Vivier2016-12-271-0/+2
* target-m68k: add 680x0 divu/divs variantsLaurent Vivier2016-12-271-2/+6
* Move target-* CPU file into a target/ folderThomas Huth2016-12-201-0/+49