summaryrefslogtreecommitdiffstats
path: root/target/m68k
Commit message (Expand)AuthorAgeFilesLines
* target/m68k: add fmovemLaurent Vivier2017-06-293-30/+189
* target/m68k: add explicit single and double precision operations (part 2)Laurent Vivier2017-06-293-8/+74
* target/m68k: add fsglmul and fsgldivLaurent Vivier2017-06-293-0/+36
* target/m68k: add explicit single and double precision operationsLaurent Vivier2017-06-293-5/+125
* target/m68k: add fmovecrLaurent Vivier2017-06-293-1/+47
* target/m68k: add fscc.Laurent Vivier2017-06-291-79/+131
* target-m68k: add FPCR and FPSRLaurent Vivier2017-06-216-119/+421
* target-m68k: define 96bit FP registers for gdb on 680x0Laurent Vivier2017-06-211-0/+45
* target-m68k: use floatx80 internallyLaurent Vivier2017-06-217-291/+509
* target-m68k: initialize FPU registersLaurent Vivier2017-06-211-1/+8
* target-m68k: move fmove CR to a functionLaurent Vivier2017-06-211-25/+31
* target-m68k: define ext_opsizeLaurent Vivier2017-06-151-19/+24
* target-m68k: move FPU helpers to fpu_helper.cLaurent Vivier2017-06-153-89/+113
* target/m68k: fix V flag for CC_OP_SUBxLaurent Vivier2017-06-151-1/+1
* target/m68k: implement rtdLaurent Vivier2017-06-073-0/+14
* Merge remote-tracking branch 'remotes/stsquad/tags/pull-tcg-common-tlb-reset-...Peter Maydell2017-01-162-2/+4
|\
| * qom/cpu: move tlb_flush to cpu_common_resetAlex Bennée2017-01-132-2/+4
* | target-m68k: increment/decrement with SPLaurent Vivier2017-01-141-2/+12
* | target-m68k: CAS doesn't need aligned accessLaurent Vivier2017-01-141-1/+0Star
* | target-m68k: manage pre-dec et post-inc in CASLaurent Vivier2017-01-141-0/+9
* | target-m68k: fix gen_flush_flags()Laurent Vivier2017-01-141-1/+2
* | target-m68k: fix bit operation with immediate valueLaurent Vivier2017-01-141-3/+10
* | target-m68k: Implement bfffoRichard Henderson2017-01-143-1/+62
* | target-m68k: Implement bitfield ops for memoryRichard Henderson2017-01-144-2/+333
* | target-m68k: Implement bitfield ops for registersRichard Henderson2017-01-141-0/+210
|/
* target-m68k: free TCG variables that are notLaurent Vivier2016-12-271-9/+32
* target-m68k: add rol/ror/roxl/roxr instructionsLaurent Vivier2016-12-271-0/+391
* target-m68k: Inline shiftsRichard Henderson2016-12-273-80/+201
* target-m68k: Do not cpu_abort on undefined insnsRichard Henderson2016-12-271-3/+5
* target-m68k: Implement 680x0 movemLaurent Vivier2016-12-271-23/+107
* target-m68k: add cas/cas2 opsLaurent Vivier2016-12-273-0/+265
* target-m68k: add abcd/sbcd/nbcdLaurent Vivier2016-12-271-0/+220
* target-m68k: add 680x0 divu/divs variantsLaurent Vivier2016-12-275-70/+211
* target-m68k: add 64bit mullLaurent Vivier2016-12-271-12/+50
* target-m68k: add cmpmLaurent Vivier2016-12-271-0/+16
* target-m68k: Split gen_lea and gen_eaRichard Henderson2016-12-271-53/+59
* target-m68k: Delay autoinc writebackRichard Henderson2016-12-271-20/+64
* Move target-* CPU file into a target/ folderThomas Huth2016-12-2011-0/+5921
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-22 20:36:55 +0100