index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
riscv
/
cpu_helper.c
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
target/riscv: Create function to test if FP is enabled
Alistair Francis
2019-09-17
1
-0
/
+10
*
RISC-V: Clear load reservations on context switch and SC
Joel Sing
2019-06-26
1
-0
/
+10
*
RISC-V: Fix a PMP check with the correct access size
Hesham Almatary
2019-06-24
1
-2
/
+1
*
RISC-V: Check PMP during Page Table Walks
Hesham Almatary
2019-06-24
1
-1
/
+9
*
RISC-V: Check for the effective memory privilege mode during PMP checks
Hesham Almatary
2019-06-24
1
-1
/
+9
*
RISC-V: Raise access fault exceptions on PMP violations
Hesham Almatary
2019-06-24
1
-3
/
+6
*
RISC-V: Only Check PMP if MMU translation succeeds
Hesham Almatary
2019-06-24
1
-0
/
+1
*
target/riscv: Implement riscv_cpu_unassigned_access
Michael Clark
2019-06-24
1
-0
/
+16
*
target/riscv: Use env_cpu, env_archcpu
Richard Henderson
2019-06-10
1
-6
/
+4
*
target/riscv: Improve the scause logic
Alistair Francis
2019-05-24
1
-1
/
+1
*
target/riscv: Trigger interrupt on MIP update asynchronously
Alistair Francis
2019-05-24
1
-6
/
+27
*
tcg: Use CPUClass::tlb_fill in cputlb.c
Richard Henderson
2019-05-10
1
-6
/
+0
*
target/riscv: Convert to CPUClass::tlb_fill
Richard Henderson
2019-05-10
1
-25
/
+21
*
RISC-V: Update load reservation comment in do_interrupt
Michael Clark
2019-03-19
1
-1
/
+7
*
RISC-V: Convert trap debugging to trace events
Michael Clark
2019-03-19
1
-9
/
+3
*
RISC-V: Add support for vectored interrupts
Michael Clark
2019-03-19
1
-91
/
+54
*
RISC-V: Change local interrupts from edge to level
Michael Clark
2019-03-19
1
-2
/
+2
*
RISC-V: Allow interrupt controllers to claim interrupts
Michael Clark
2019-03-19
1
-0
/
+11
*
RISC-V: Use riscv prefix consistently on cpu helpers
Michael Clark
2019-02-12
1
-5
/
+5
*
RISC-V: Implement existential predicates for CSRs
Michael Clark
2019-01-09
1
-1
/
+2
*
RISC-V: Implement modular CSR helper interface
Michael Clark
2019-01-08
1
-2
/
+2
*
RISC-V: Add hartid and \n to interrupt logging
Michael Clark
2018-12-20
1
-8
/
+10
*
RISC-V: Move non-ops from op_helper to cpu_helper
Michael Clark
2018-10-17
1
-0
/
+560
[prev]