index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
/
riscv
/
insn_trans
/
trans_rvi.inc.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
tcg: TCGMemOp is now accelerator independent MemOp
Tony Nguyen
2019-09-03
1
-2
/
+2
*
icount: remove unnecessary gen_io_end calls
Pavel Dovgalyuk
2019-08-20
1
-1
/
+0
*
RISC-V: Add support for the Zifencei extension
Palmer Dabbelt
2019-06-26
1
-0
/
+4
*
target/riscv: Split gen_arith_imm into functional and temp
Richard Henderson
2019-05-24
1
-7
/
+7
*
target/riscv: Use pattern groups in insn16.decode
Richard Henderson
2019-05-24
1
-0
/
+6
*
RISC-V: fix single stepping over ret and other branching instructions
Fabien Chouteau
2019-05-24
1
-3
/
+3
*
target/riscv: Rename trans_arith to gen_arith
Bastian Koppelmann
2019-03-13
1
-9
/
+9
*
target/riscv: Remove shift and slt insn manual decoding
Bastian Koppelmann
2019-03-13
1
-30
/
+63
*
target/riscv: make ADD/SUB/OR/XOR/AND insn use arg lists
Bastian Koppelmann
2019-03-13
1
-14
/
+7
*
target/riscv: Move gen_arith_imm() decoding into trans_* functions
Bastian Koppelmann
2019-03-13
1
-19
/
+79
*
target/riscv: Remove manual decoding from gen_store()
Bastian Koppelmann
2019-03-13
1
-8
/
+19
*
target/riscv: Remove manual decoding from gen_load()
Bastian Koppelmann
2019-03-13
1
-14
/
+21
*
target/riscv: Remove manual decoding from gen_branch()
Bastian Koppelmann
2019-03-13
1
-13
/
+33
*
target/riscv: Remove gen_jalr()
Bastian Koppelmann
2019-03-13
1
-1
/
+27
*
target/riscv: Convert RVXI csr insns to decodetree
Bastian Koppelmann
2019-03-13
1
-0
/
+79
*
target/riscv: Convert RVXI fence insns to decodetree
Bastian Koppelmann
2019-03-13
1
-0
/
+19
*
target/riscv: Convert RVXI arithmetic insns to decodetree
Bastian Koppelmann
2019-03-13
1
-0
/
+168
*
target/riscv: Convert RV64I load/store insns to decodetree
Bastian Koppelmann
2019-03-13
1
-0
/
+20
*
target/riscv: Convert RV32I load/store insns to decodetree
Bastian Koppelmann
2019-03-13
1
-0
/
+48
*
target/riscv: Convert RVXI branch insns to decodetree
Bastian Koppelmann
2019-03-13
1
-0
/
+49
*
target/riscv: Activate decodetree and implemnt LUI & AUIPC
Bastian Koppelmann
2019-03-13
1
-0
/
+35