summaryrefslogtreecommitdiffstats
path: root/target/riscv/op_helper.c
Commit message (Expand)AuthorAgeFilesLines
* target/riscv: Use env_cpu, env_archcpuRichard Henderson2019-06-101-4/+3Star
* target/riscv: Do not allow sfence.vma from user modeJonathan Behrens2019-05-241-3/+4
* RISC-V: Use riscv prefix consistently on cpu helpersMichael Clark2019-02-121-14/+14
* RISC-V: Implement mstatus.TSR/TW/TVMMichael Clark2019-02-121-4/+21
* RISC-V: Implement modular CSR helper interfaceMichael Clark2019-01-081-598/+15Star
* RISC-V: Update CSR and interrupt definitionsMichael Clark2018-10-171-1/+1
* RISC-V: Move non-ops from op_helper to cpu_helperMichael Clark2018-10-171-34/+0Star
* RISC-V: Allow setting and clearing multiple irqsMichael Clark2018-10-171-9/+15
* RISC-V: Add trailing '\n' to qemu_log() callsPhilippe Mathieu-Daudé2018-06-081-2/+4
* RISC-V: No traps on writes to misa,minstret,mcycleMichael Clark2018-05-061-12/+13
* RISC-V: Make mtvec/stvec ignore vectored trapsMichael Clark2018-05-061-6/+8
* RISC-V: Add mcycle/minstret support for -icount autoMichael Clark2018-05-061-2/+26
* RISC-V: Use [ms]counteren CSRs when priv ISA >= v1.10Michael Clark2018-05-061-14/+48
* RISC-V: Allow S-mode mxr access when priv ISA >= v1.10Michael Clark2018-05-061-2/+5
* RISC-V: Hardwire satp to 0 for no-mmu caseMichael Clark2018-05-061-2/+5
* RISC-V: Workaround for critical mstatus.FS bugMichael Clark2018-03-291-2/+15
* RISC-V CPU HelpersMichael Clark2018-03-061-0/+669
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-03 18:59:17 +0100