summaryrefslogtreecommitdiffstats
path: root/target/s390x/translate.c
Commit message (Expand)AuthorAgeFilesLines
* meson: rename included C source files to .c.incPaolo Bonzini2020-08-211-1/+1
* target/s390x/translate: Fix RNSBG instructionThomas Huth2020-02-261-1/+1
* target/s390x: Remove DisasFields argument from extract_insnRichard Henderson2020-01-271-11/+8Star
* target/s390x: Move DisasFields into DisasContextRichard Henderson2020-01-271-12/+10Star
* target/s390x: Pass DisasContext to get_field and have_fieldRichard Henderson2020-01-271-269/+265Star
* target/s390x: Remove DisasFields argument from callbacksRichard Henderson2020-01-271-207/+210
* target/s390x: Move struct DisasFields definition earlierRichard Henderson2020-01-271-81/+83
* tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé2020-01-161-2/+2
* target/s390x: Implement LOAD/STORE TO REAL ADDRESS inlineRichard Henderson2019-12-181-17/+4Star
* target/s390x: Split out helper_per_store_realRichard Henderson2019-12-181-0/+8
* target/s390x: Add ilen to unwind dataRichard Henderson2019-10-091-3/+17
* s390x/tcg: Always use MMU_USER_IDX for CONFIG_USER_ONLYDavid Hildenbrand2019-09-231-0/+4
* s390x/tcg: MVST: Fix storing back the addresses to registersDavid Hildenbrand2019-09-231-2/+6
* tcg: TCGMemOp is now accelerator independent MemOpTony Nguyen2019-09-031-3/+3
* s390x: Use uint64_t for vector registersDavid Hildenbrand2019-06-071-1/+1
* s390x/tcg: Implement VECTOR NANDDavid Hildenbrand2019-05-171-0/+1
* s390x/tcg: Implement VECTOR COMPARE *David Hildenbrand2019-05-171-0/+1
* target/s390x: Use tcg_gen_abs_i64Richard Henderson2019-05-141-7/+1Star
* tcg: Hoist max_insns computation to tb_gen_codeRichard Henderson2019-04-241-2/+2
* s390x/tcg: Implement VECTOR LOAD WITH LENGTHDavid Hildenbrand2019-03-111-0/+7
* s390x/tcg: Implement VECTOR GENERATE BYTE MASKDavid Hildenbrand2019-03-111-0/+1
* s390x/tcg: Implement VECTOR GATHER ELEMENTDavid Hildenbrand2019-03-111-0/+2
* s390x/tcg: Check vector register instructions at central pointDavid Hildenbrand2019-03-111-0/+12
* s390x/tcg: Define vector instruction formatsDavid Hildenbrand2019-03-111-1/+38
* s390x/tcg: Implement rounding mode and XxC for LOAD ROUNDEDDavid Hildenbrand2019-03-041-3/+21
* s390x/tcg: Implement XxC and checks for most FP instructionsDavid Hildenbrand2019-03-041-63/+172
* s390x/tcg: Check for exceptions in SET BFP ROUNDING MODEDavid Hildenbrand2019-03-041-32/+24Star
* s390x/tcg: Implement LOAD COUNT TO BLOCK BOUNDARYDavid Hildenbrand2019-03-041-0/+19
* s390x/tcg: Implement LOAD LENGTHENED short HFP to long HFPDavid Hildenbrand2019-03-041-0/+6
* s390x/tcg: Factor out gen_addi_and_wrap_i64() from get_address()David Hildenbrand2019-03-041-15/+26
* s390x/tcg: Factor out vec_full_reg_offset()David Hildenbrand2019-03-041-2/+7
* s390x/tcg: Clarify terminology in vec_reg_offset()David Hildenbrand2019-03-041-5/+6
* s390x/tcg: Simplify disassembler operands initializationDavid Hildenbrand2019-03-041-7/+1Star
* target/s390x: Implement STCK et al for CONFIG_USER_ONLYRichard Henderson2019-02-181-0/+2
* s390x/tcg: Don't model FP registers as globalsDavid Hildenbrand2019-02-041-50/+85
* target/s390x: Fix LGPL version in the file header commentsThomas Huth2019-01-301-1/+1
* target/s390x: Check HAVE_ATOMIC128 and HAVE_CMPXCHG128 at translateRichard Henderson2018-10-191-7/+18
* target/s390x: Skip wout, cout helpers if op helper does not returnRichard Henderson2018-10-191-5/+15
* s390x/tcg: refactor specification checkingDavid Hildenbrand2018-10-041-28/+6Star
* s390x/tcg: fix FP register pair checksDavid Hildenbrand2018-10-041-10/+10
* s390x/tcg: handle privileged instructions via flagsDavid Hildenbrand2018-10-041-76/+7Star
* s390x/tcg: check for AFP-register, BFP and DFP data exceptionsDavid Hildenbrand2018-10-041-0/+33
* s390x/tcg: add instruction flags for floating point instructionsDavid Hildenbrand2018-10-041-0/+8
* s390x/tcg: support flags for instructionsDavid Hildenbrand2018-10-041-6/+16
* s390x/tcg: factor out and fix DATA exception injectionDavid Hildenbrand2018-10-041-10/+9Star
* target/s390x: exception on non-aligned LPSW(E)Pavel Zbitskiy2018-10-041-2/+4
* target/s390x: use regular spaces in translate.cPavel Zbitskiy2018-08-281-2/+2
* target/s390x: fix IPM polluting irrelevant bitsPavel Zbitskiy2018-08-281-10/+7Star
* target/s390x: fix CSST decoding and runtime alignment checkPavel Zbitskiy2018-08-281-2/+2
* target/s390x: add BAL and BALR instructionsPavel Zbitskiy2018-08-281-7/+47
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-11-06 12:16:50 +0100