summaryrefslogtreecommitdiffstats
path: root/target/tricore
Commit message (Expand)AuthorAgeFilesLines
* target/tricore: Fix OPC2_32_RRPW_EXTR for width=0Bastian Koppelmann2021-03-141-0/+5
* target/tricore: Fix imask OPC2_32_RRPW_IMASK for r3+1 == r2Bastian Koppelmann2021-03-141-1/+7
* tricore: fixed faulty conditions for extr and imaskAndreas Konopik2021-03-141-4/+4
* target/tricore: Remove unused definitionsPhilippe Mathieu-Daudé2021-03-141-12/+0Star
* target/tricore: Pass MMUAccessType to get_physical_address()Philippe Mathieu-Daudé2021-03-141-4/+2Star
* target/tricore: Replace magic value by MMU_DATA_LOAD definitionPhilippe Mathieu-Daudé2021-03-141-1/+2
* cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2021-02-051-3/+9
* cpu: Move tlb_fill to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Introduce TCGCpuOperations structEduardo Habkost2021-02-051-1/+1
* tcg: Make tb arg to synchronize_from_tb constRichard Henderson2021-01-071-1/+1
* tricore tcg cpus: Fix Lesser GPL version numberChetan Pant2020-11-151-1/+1
* qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost2020-09-181-1/+1
* Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost2020-09-091-4/+2Star
* Use DECLARE_*CHECKER* macrosEduardo Habkost2020-09-091-6/+2Star
* Move QOM typedefs and add missing includesEduardo Habkost2020-09-091-3/+5
* meson: targetPaolo Bonzini2020-08-212-1/+15
* target/tricore: Implement gdbstubBastian Koppelmann2020-06-014-1/+152
* target/tricore: Implement tricore_cpu_get_phys_page_debugBastian Koppelmann2020-06-012-9/+14
* target/tricore: Raise EXCP_DEBUG in gen_goto_tb() for singlestepBastian Koppelmann2020-06-011-9/+9
* target/tricore: Move translate feature check to ctxBastian Koppelmann2020-06-011-27/+33
* target/tricore: Don't save pc in generate_qemu_excpBastian Koppelmann2020-06-011-1/+0Star
* cpu: Use DeviceClass reset instead of a special CPUClass resetPeter Maydell2020-03-182-4/+5
* cpu: Use cpu_class_set_parent_reset()Greg Kurz2020-01-241-2/+1Star
* tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé2020-01-161-1/+1
* tcg: TCGMemOp is now accelerator independent MemOpTony Nguyen2019-09-031-4/+4
* Merge remote-tracking branch 'remotes/bkoppelmann2/tags/pull-tricore-20190822...Peter Maydell2019-08-223-261/+324
|\
| * target/tricore: Fix tricore_tr_translate_insnBastian Koppelmann2019-08-221-13/+34
| * target/tricore: Implement a qemu excptions helperBastian Koppelmann2019-08-223-1/+27
| * target/tricore: Use translate_loopBastian Koppelmann2019-08-221-44/+74
| * target-tricore: Make env a member of DisasContextBastian Koppelmann2019-08-221-172/+168Star
| * target/tricore: Use DisasContextBase APIBastian Koppelmann2019-08-221-54/+44Star
* | hw/core: Move cpu.c, cpu.h from qom/ to hw/core/Markus Armbruster2019-08-211-1/+1
|/
* targets (various): use softfloat-helpers.h where we canAlex Bennée2019-08-191-1/+1
* tricore: add QSEED instructionAndreas Konopik2019-06-253-0/+89
* tricore: sync ctx.hflags with tb->flagsGeorg Hofstetter2019-06-251-0/+1
* tricore: fix RRPW_INSERT instructionDavid Brenken2019-06-251-2/+2
* tricore: add UTOF instructionDavid Brenken2019-06-253-0/+20
* tricore: add FTOIZ instructionDavid Brenken2019-06-253-0/+29
* Supply missing header guardsMarkus Armbruster2019-06-121-0/+5
* Include qemu-common.h exactly where neededMarkus Armbruster2019-06-122-2/+0Star
* cpu: Remove CPU_COMMONRichard Henderson2019-06-101-2/+0Star
* cpu: Introduce CPUNegativeOffsetStateRichard Henderson2019-06-101-0/+1
* cpu: Introduce cpu_set_cpustate_pointersRichard Henderson2019-06-101-3/+1Star
* cpu: Move ENV_OFFSET to exec/gen-icount.hRichard Henderson2019-06-101-1/+0Star
* target/tricore: Use env_cpuRichard Henderson2019-06-102-6/+1Star
* cpu: Replace ENV_GET_CPU with env_cpuRichard Henderson2019-06-101-2/+0Star
* cpu: Define ArchCPURichard Henderson2019-06-101-0/+1
* cpu: Define CPUArchState with typedefRichard Henderson2019-06-101-5/+1Star
* tcg: Split out target/arch/cpu-param.hRichard Henderson2019-06-103-8/+18