summaryrefslogtreecommitdiffstats
path: root/target/xtensa/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2021-02-051-7/+16
* cpu: move do_unaligned_access to tcg_opsClaudio Fontana2021-02-051-1/+1
* cpu: move cc->transaction_failed to tcg_opsClaudio Fontana2021-02-051-1/+1
* cpu: move cc->do_interrupt to tcg_opsClaudio Fontana2021-02-051-1/+1
* cpu: Move debug_excp_handler to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move tlb_fill to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move cpu_exec_* to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Introduce TCGCpuOperations structEduardo Habkost2021-02-051-1/+1
* target/xtensa: enable all coprocessors for linux-userMax Filippov2020-10-261-0/+1
* target/xtensa: add DFPU registers and opcodesMax Filippov2020-08-211-0/+5
* cpu: Use DeviceClass reset instead of a special CPUClass resetPeter Maydell2020-03-181-4/+4
* cpu: Use cpu_class_set_parent_reset()Greg Kurz2020-01-241-2/+1Star
* target/xtensa: linux-user: add call0 ABI supportMax Filippov2019-09-111-4/+20
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-121-1/+1
* cpu: Introduce cpu_set_cpustate_pointersRichard Henderson2019-06-101-2/+1Star
* Merge remote-tracking branch 'remotes/xtensa/tags/20190520-xtensa' into stagingPeter Maydell2019-05-211-1/+1
|\
| * target/xtensa: implement exclusive access optionMax Filippov2019-05-151-0/+1
| * target/xtensa: implement MPU optionMax Filippov2019-05-111-1/+0Star
* | target/xtensa: Convert to CPUClass::tlb_fillRichard Henderson2019-05-101-3/+2Star
|/
* target/xtensa: convert to do_transaction_failedMax Filippov2018-09-171-1/+1
* target/xtensa/cpu: Set owner of memory region in xtensa_cpu_initfnThomas Huth2018-08-061-1/+1
* target: Do not include "exec/exec-all.h" if it is not necessaryPhilippe Mathieu-Daudé2018-06-011-1/+0Star
* target/xtensa: add linux-user supportMax Filippov2018-03-161-4/+22
* qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé2018-02-051-2/+2
* target/xtensa: implement disassemblerMax Filippov2018-01-091-0/+9
* xtensa: cleanup cpu type name compositionIgor Mammedov2017-10-271-1/+1
* qom: Introduce CPUClass.tcg_initializeRichard Henderson2017-10-241-6/+1Star
* qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé2017-10-101-4/+0Star
* xtensa: replace cpu_xtensa_init() with cpu_generic_init()Igor Mammedov2017-09-011-0/+3
* target-xtensa: implement RER/WER instructionsMax Filippov2017-01-171-0/+6
* target/xtensa: implement MEMCTL SRMax Filippov2017-01-151-0/+1
* target/xtensa: implement RUNSTALLMax Filippov2017-01-151-1/+2
* target/xtensa: add static vectors selectionMax Filippov2017-01-151-1/+1
* Move target-* CPU file into a target/ folderThomas Huth2016-12-201-0/+184
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 09:42:24 +0100