summaryrefslogtreecommitdiffstats
path: root/target/xtensa/translate.c
Commit message (Expand)AuthorAgeFilesLines
* target/xtensa: Convert to tcg_ops restore_state_to_opcRichard Henderson2022-10-261-6/+0Star
* target/xtensa: Honour -semihosting-config userspace=onPeter Maydell2022-09-131-3/+4
* semihosting: Allow optional use of semihosting from userspacePeter Maydell2022-09-131-3/+3
* accel/tcg: Add pc and host_pc params to gen_intermediate_codeRichard Henderson2022-09-061-2/+4
* target/xtensa: implement cache test option opcodesMax Filippov2022-05-071-0/+38
* target/xtensa: use tcg_constant_* for remaining opcodesMax Filippov2022-05-071-52/+25Star
* target/xtensa: use tcg_constant_* for FPU conversion opcodesMax Filippov2022-05-071-12/+6Star
* target/xtensa: use tcg_constant_* for numbered special registersMax Filippov2022-05-071-12/+4Star
* target/xtensa: use tcg_constant_* for TLB opcodesMax Filippov2022-05-071-8/+4Star
* target/xtensa: use tcg_constant_* for exceptionsMax Filippov2022-05-071-13/+5Star
* target/xtensa: use tcg_contatnt_* for numeric literalsMax Filippov2022-05-071-19/+9Star
* target/xtensa: fix missing tcg_temp_free in gen_window_checkMax Filippov2022-05-071-2/+2
* exec/translator: Pass the locked filepointer to disas_log hookRichard Henderson2022-04-201-3/+4
* Replace TARGET_WORDS_BIGENDIANMarc-André Lureau2022-04-061-3/+3
* exec/memop: Adding signedness to quad definitionsFrédéric Pétrot2022-01-081-2/+2
* target/xtensa: Drop check for singlestep_enabledRichard Henderson2021-10-161-17/+8Star
* accel/tcg: Add DisasContextBase argument to translator_ld*Ilya Leoshkevich2021-09-141-2/+3
* accel/tcg: Remove TranslatorOps.breakpoint_checkRichard Henderson2021-07-211-17/+0Star
* target/xtensa: Use translator_use_goto_tbRichard Henderson2021-07-091-5/+1Star
* tcg: Avoid including 'trace-tcg.h' in target translate.cPhilippe Mathieu-Daudé2021-07-091-1/+0Star
* target/xtensa: clean up unaligned accessMax Filippov2021-05-201-59/+61
* target/xtensa: fix access ring in l32exMax Filippov2021-05-201-1/+1
* target/xtensa: don't generate extra EXCP_DEBUG on exceptionMax Filippov2021-05-201-6/+0Star
* target/xtensa: Make sure that tb->size != 0Ilya Leoshkevich2021-05-201-0/+3
* semihosting: Move include/hw/semihosting/ -> include/semihosting/Philippe Mathieu-Daudé2021-03-101-1/+1
* target/xtensa: implement FPU division and square rootMax Filippov2020-08-211-0/+104
* target/xtensa: add DFPU registers and opcodesMax Filippov2020-08-211-23/+1103
* target/xtensa: don't access BR regfile directlyMax Filippov2020-08-211-4/+16
* target/xtensa: move FSR/FCR register accessorsMax Filippov2020-08-211-32/+32
* target/xtensa: rename FPU2000 translators and helpersMax Filippov2020-08-211-35/+35
* target/xtensa: support copying registers up to 64 bits wideMax Filippov2020-08-211-5/+21
* target/xtensa: add geometry to xtensa_get_regfile_by_nameMax Filippov2020-08-211-8/+27
* target/xtensa: make opcode properties more dynamicMax Filippov2020-08-211-261/+277
* target/xtensa: drop gen_io_end callMax Filippov2020-06-221-3/+0Star
* target/xtensa: fix simcall for newer hardwareMax Filippov2020-05-171-3/+6
* target/xtensa: work around missing SR definitionsMax Filippov2020-04-301-14/+34
* target/xtensa: statically allocate xtensa_insnbufs in DisasContextMax Filippov2020-04-081-16/+2Star
* target/xtensa: fix pasto in pfwait.r opcode nameMax Filippov2020-04-081-1/+1
* target/xtensa: add FIXME for translation memory leakAlex Bennée2020-04-071-0/+5
* tcg: Search includes from the project root source directoryPhilippe Mathieu-Daudé2020-01-161-1/+1
* target/xtensa: fix ps.ring use in MPU configsMax Filippov2020-01-061-1/+2
* target/xtensa: fetch code with translator_ldEmilio G. Cota2019-10-281-2/+2
* icount: remove unnecessary gen_io_end callsPavel Dovgalyuk2019-08-201-15/+0Star
* Clean up inclusion of sysemu/sysemu.hMarkus Armbruster2019-08-161-1/+0Star
* semihosting: move semihosting configuration into its own directoryAlex Bennée2019-05-281-1/+1
* Merge remote-tracking branch 'remotes/xtensa/tags/20190520-xtensa' into stagingPeter Maydell2019-05-211-1005/+1942
|\
| * target/xtensa: implement exclusive access optionMax Filippov2019-05-151-0/+100
| * target/xtensa: implement block prefetch option opcodesMax Filippov2019-05-151-0/+42
| * target/xtensa: implement DIWBUI.P opcodeMax Filippov2019-05-141-0/+10
| * target/xtensa: implement MPU optionMax Filippov2019-05-111-0/+146
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-16 18:11:29 +0200