summaryrefslogtreecommitdiffstats
path: root/target/xtensa
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell2017-10-303-2/+6
|\
| * xtensa: cleanup cpu type name compositionIgor Mammedov2017-10-273-2/+6
* | Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell2017-10-271-1/+1
|\ \ | |/ |/|
| * disas: Remove unused flags argumentsRichard Henderson2017-10-251-1/+1
* | tcg: Initialize cpu_env genericallyRichard Henderson2017-10-241-3/+0Star
* | tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota2017-10-241-1/+1
* | tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota2017-10-241-14/+14
* | qom: Introduce CPUClass.tcg_initializeRichard Henderson2017-10-241-6/+1Star
|/
* qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé2017-10-101-4/+0Star
* target/xtensa: Use the pre-defined MEMTXATTRS_UNSPECIFIED macroAlistair Francis2017-09-261-2/+2
* target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova2017-09-061-0/+4
* xtensa: replace cpu_xtensa_init() with cpu_generic_init()Igor Mammedov2017-09-013-25/+4Star
* tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova2017-07-191-3/+2Star
* char: add backend hotswap handlerAnton Nefedov2017-07-141-1/+1
* target/xtensa: gdbstub: drop dead return statementMax Filippov2017-07-111-1/+0Star
* target/xtensa: handle unknown registers in gdbstubMax Filippov2017-06-061-3/+10
* target/xtensa: support output to chardev consoleMax Filippov2017-06-062-14/+53
* target/xtensa: fix return value of read/write simcallsMax Filippov2017-06-061-5/+20
* target/xtensa: fix mapping direction in read/write simcallsMax Filippov2017-06-061-2/+2
* Merge remote-tracking branch 'remotes/xtensa/tags/20170317-xtensa' into stagingPeter Maydell2017-03-181-13/+36
|\
| * target/xtensa: fix semihosting argc/argv implementationMax Filippov2017-03-111-13/+36
* | target/xtensa: hold BQL for interrupt processingAlex Bennée2017-03-092-0/+8
|/
* target/xtensa: add two missing headers to core import scriptMax Filippov2017-02-231-0/+2
* target/xtensa: sim: instantiate local memoriesMax Filippov2017-02-232-0/+176
* monitor: Fix crashes when using HMP commands without CPUThomas Huth2017-02-211-0/+4
* Merge remote-tracking branch 'remotes/xtensa/tags/20170124-xtensa' into stagingPeter Maydell2017-01-257-101/+348
|\
| * target-xtensa: implement RER/WER instructionsMax Filippov2017-01-176-3/+44
| * target/xtensa: implement MEMCTL SRMax Filippov2017-01-156-0/+68
| * target/xtensa: fix ICACHE/DCACHE options detectionMax Filippov2017-01-151-2/+2
| * target/xtensa: don't continue translation after exceptionMax Filippov2017-01-151-1/+4
| * target/xtensa: support icountMax Filippov2017-01-153-45/+143
| * target/xtensa: refactor CCOUNT/CCOMPAREMax Filippov2017-01-154-46/+51
| * target/xtensa: implement RUNSTALLMax Filippov2017-01-153-2/+17
| * target/xtensa: add static vectors selectionMax Filippov2017-01-153-3/+20
* | cputlb: drop flush_global flag from tlb_flushAlex Bennée2017-01-131-1/+1
* | target-xtensa: Use clrsb helperRichard Henderson2017-01-101-10/+1Star
* | target-xtensa: Use clz opcodeRichard Henderson2017-01-103-17/+11Star
|/
* Move target-* CPU file into a target/ folderThomas Huth2016-12-2021-0/+8786