summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target/arm: report ARMv8-A FP support for AArch32 -cpu maxAlex Bennée2019-07-151-0/+4
* tcg: Introduce set/clear_helper_retaddrRichard Henderson2019-07-142-26/+25Star
* Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20190709' into stagingPeter Maydell2019-07-094-2/+5
|\
| * s390x/tcg: move fallthrough annotationCornelia Huck2019-07-091-1/+1
| * s390: cpumodel: fix description for the new vector facilityChristian Borntraeger2019-07-091-1/+1
| * s390x/cpumodel: Set up CPU model for AQIC interceptionPierre Morel2019-07-083-0/+3
* | target/arm/vfp_helper: Call set_fpscr_to_host before updating to FPSCRPhilippe Mathieu-Daudé2019-07-081-2/+2
* | target/arm: Fix sve_zcr_len_for_elRichard Henderson2019-07-081-2/+2
* | Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2019-07-082-6/+6
|\ \ | |/ |/|
| * target/i386: kvm: Fix when nested state is needed for migrationLiran Alon2019-07-051-3/+2Star
| * target/i386: fix feature check in hyperv-stub.cAlex Bennée2019-07-051-1/+1
| * i386/kvm: Fix build with -m32Max Reitz2019-07-051-3/+4
* | i386: Add Cascadelake-Server-v2 CPU modelEduardo Habkost2019-07-051-0/+14
* | i386: Make unversioned CPU models be aliasesEduardo Habkost2019-07-052-1/+63
* | i386: Replace -noTSX, -IBRS, -IBPB CPU models with aliasesEduardo Habkost2019-07-051-580/+21Star
* | i386: Define -IBRS, -noTSX, -IBRS versions of CPU modelsEduardo Habkost2019-07-051-0/+186
* | i386: Register versioned CPU modelsEduardo Habkost2019-07-053-30/+213
* | i386: Get model-id from CPU object on "-cpu help"Eduardo Habkost2019-07-051-3/+13
* | i386: Add x-force-features option for testingEduardo Habkost2019-07-052-2/+12
* | i386: Introduce SnowRidge CPU modelPaul Lai2019-07-051-0/+71
* | target/i386: Add CPUID.1F generation support for multi-dies PCMachineLike Xu2019-07-053-0/+54
* | i386: Remove unused host_cpudef variableEduardo Habkost2019-07-051-6/+0Star
* | x86/cpu: use FeatureWordArray to define filtered_featuresWei Yang2019-07-051-1/+1
* | i386: make 'hv-spinlocks' a regular uint32 propertyRoman Kagan2019-07-051-43/+2Star
* | i386: Fix signedness of hyperv_spinlock_attemptsEduardo Habkost2019-07-051-1/+1
* | i386: Don't print warning if phys-bits was set automaticallyEduardo Habkost2019-07-051-9/+9
* | hppa: Delete unused hppa_cpu_list() functionEduardo Habkost2019-07-052-19/+0Star
* | i386: Update new x86_apicid parsing rules with die_offset supportLike Xu2019-07-051-5/+8
* | i386/cpu: Consolidate die-id validity in smp contextLike Xu2019-07-052-0/+3
* | i386: Add die-level cpu topology to x86CPU on PCMachineLike Xu2019-07-052-0/+3
* | hw/arm: Replace global smp variables with machine smp propertiesLike Xu2019-07-051-1/+7
* | hw/i386: Replace global smp variables with machine smp propertiesLike Xu2019-07-051-1/+3
* | hw/s390x: Replace global smp variables with machine smp propertiesLike Xu2019-07-053-4/+14
* | general: Replace global smp variables with smp machine propertiesLike Xu2019-07-051-1/+5
* | target/i386: fix feature check in hyperv-stub.cAlex Bennée2019-07-041-1/+1
* | target/arm: Correct VMOV_imm_dp handling of short vectorsPeter Maydell2019-07-041-1/+1
* | target/arm: Execute Thumb instructions when their condbits are 0xfPeter Maydell2019-07-041-2/+13
* | target/arm: Use _ra versions of cpu_stl_data() in v7M helpersPeter Maydell2019-07-041-9/+12
* | target/arm/helper: Move M profile routines to m_helper.cPhilippe Mathieu-Daudé2019-07-043-2634/+2681
* | target/arm: Restrict semi-hosting to TCGPhilippe Mathieu-Daudé2019-07-043-2/+15
* | target/arm: Move debug routines to debug_helper.cPhilippe Mathieu-Daudé2019-07-044-302/+315
* | Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-4.1-sf1-v3...Peter Maydell2019-07-0411-61/+231
|\ \
| * | RISC-V: Clear load reservations on context switch and SCJoel Sing2019-06-263-1/+18
| * | RISC-V: Add support for the Zicsr extensionPalmer Dabbelt2019-06-263-0/+8
| * | RISC-V: Add support for the Zifencei extensionPalmer Dabbelt2019-06-264-0/+9
| * | target/riscv: Add support for disabling/enabling CountersAlistair Francis2019-06-253-5/+14
| * | target/riscv: Remove user version informationAlistair Francis2019-06-252-25/+9Star
| * | target/riscv: Require either I or E base extensionAlistair Francis2019-06-251-0/+6
| * | target/riscv: Set privledge spec 1.11.0 as defaultAlistair Francis2019-06-251-3/+5
| * | target/riscv: Add the mcountinhibit CSRAlistair Francis2019-06-252-2/+16
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-02-19 14:43:57 +0100