summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target-arm: Add support for Fujitsu A64FXShuuichirou Ishii2021-09-011-0/+48
* target/arm: Enable MVE in Cortex-M55Peter Maydell2021-09-011-5/+2Star
* target/arm: Implement MVE VRINT insnsPeter Maydell2021-09-014-0/+93
* target/arm: Implement MVE VCVT between single and half precisionPeter Maydell2021-09-014-0/+108
* target/arm: Implement MVE VCVT with specified rounding modePeter Maydell2021-09-014-0/+105
* target/arm: Implement MVE VCVT between fp and integerPeter Maydell2021-09-012-0/+39
* target/arm: Implement MVE VCVT between floating and fixed pointPeter Maydell2021-09-014-0/+82
* target/arm: Implement MVE fp scalar comparisonsPeter Maydell2021-09-014-24/+131
* target/arm: Implement MVE fp vector comparisonsPeter Maydell2021-09-014-6/+137
* target/arm: Implement MVE FP max/min across vectorPeter Maydell2021-09-014-6/+102
* target/arm: Implement MVE fp-with-scalar VFMA, VFMASPeter Maydell2021-09-014-3/+56
* target/arm: Implement MVE scalar fp insnsPeter Maydell2021-09-014-6/+85
* target/arm: Implement MVE VMAXNMA and VMINNMAPeter Maydell2021-09-014-0/+42
* target/arm: Implement MVE VCMUL and VCMLAPeter Maydell2021-09-014-8/+139
* target/arm: Implement MVE VFMA and VFMSPeter Maydell2021-09-014-0/+48
* target/arm: Implement MVE VCADDPeter Maydell2021-09-014-1/+57
* target/arm: Implement MVE VSUB, VMUL, VABD, VMAXNM, VMINNMPeter Maydell2021-09-014-0/+42
* target/arm: Implement MVE VADD (floating-point)Peter Maydell2021-09-016-6/+76
* target/riscv: Use {get,dest}_gpr for RVVRichard Henderson2021-09-012-61/+26Star
* target/riscv: Tidy trans_rvh.c.incRichard Henderson2021-09-012-210/+57Star
* target/riscv: Use {get,dest}_gpr for RVDRichard Henderson2021-09-011-65/+60Star
* target/riscv: Use {get,dest}_gpr for RVFRichard Henderson2021-09-011-76/+70Star
* target/riscv: Use gen_shift_imm_fn for slli_uwRichard Henderson2021-09-011-13/+6Star
* target/riscv: Use {get,dest}_gpr for RVARichard Henderson2021-09-011-28/+19Star
* target/riscv: Reorg csr instructionsRichard Henderson2021-09-013-66/+132
* target/riscv: Fix hgeie, hgeipRichard Henderson2021-09-011-18/+8Star
* target/riscv: Fix rmw_sip, rmw_vsip, rmw_hsip vs write-only operationRichard Henderson2021-09-011-8/+15
* target/riscv: Use {get, dest}_gpr for integer load/storeRichard Henderson2021-09-011-18/+20
* target/riscv: Use get_gpr in branchesRichard Henderson2021-09-011-15/+10Star
* target/riscv: Use extracts for sraiw and srliwRichard Henderson2021-09-011-2/+12
* target/riscv: Use DisasExtend in shift operationsRichard Henderson2021-09-013-202/+125Star
* target/riscv: Add DisasExtend to gen_unaryRichard Henderson2021-09-012-23/+15Star
* target/riscv: Move gen_* helpers for RVBRichard Henderson2021-09-012-233/+234
* target/riscv: Move gen_* helpers for RVMRichard Henderson2021-09-012-127/+127
* target/riscv: Use gen_arith for mulh and mulhuRichard Henderson2021-09-011-22/+18Star
* target/riscv: Remove gen_arith_div*Richard Henderson2021-09-012-50/+8Star
* target/riscv: Add DisasExtend to gen_arith*Richard Henderson2021-09-014-90/+64Star
* target/riscv: Introduce DisasExtend and new helpersRichard Henderson2021-09-011-16/+81
* target/riscv: Add DisasContext to gen_get_gpr, gen_set_gprRichard Henderson2021-09-019-144/+144
* target/riscv: Clean up division helpersRichard Henderson2021-09-011-83/+91
* target/riscv: Use tcg_constant_*Richard Henderson2021-09-013-70/+34Star
* target/riscv: Add User CSRs read-only checkLIU Zhiwei2021-09-011-3/+5
* target/riscv: Don't wrongly override isa versionLIU Zhiwei2021-09-011-6/+8
* target/riscv: Correct a comment in riscv_csrrw()Bin Meng2021-09-011-1/+1
* Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for-6.2-20210827' in...Peter Maydell2021-08-2713-1680/+1710
|\
| * target/ppc: fix vector registers access in gdbstub for little-endianMatheus Ferst2021-08-271-25/+7Star
| * target/ppc: fix vextu[bhw][lr]x helpersMatheus Ferst2021-08-271-28/+10Star
| * ppc/pnv: powerpc_excp: Do not discard HDECR exception when entering power-sav...Cédric Le Goater2021-08-271-6/+0Star
| * ppc: Add a POWER10 DD2 CPUCédric Le Goater2021-08-273-1/+7
| * target/ppc: moved store_40x_sler to helper_regs.cLucas Mateus Castro (alqotel)2021-08-272-10/+12
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-27 00:36:38 +0100