summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target/s390x: move tcg_gen_insn_start to s390x_tr_insn_startRichard Henderson2021-10-121-2/+8
* target/riscv: Set mstatus_hs.[SD|FS] bits if Clean and V=1 in mark_fs_dirty()Frank Chang2021-10-072-13/+21
* target/riscv: Remove RVB (replaced by Zb[abcs])Philipp Tomsich2021-10-073-33/+0Star
* target/riscv: Add zext.h instructions to Zbb, removing pack/packu/packhPhilipp Tomsich2021-10-072-77/+21Star
* target/riscv: Add rev8 instruction, removing grev/greviPhilipp Tomsich2021-10-074-79/+15Star
* target/riscv: Add a REQUIRE_32BIT macroPhilipp Tomsich2021-10-071-0/+6
* target/riscv: Add orc.b instruction for Zbb, removing gorc/gorciPhilipp Tomsich2021-10-074-55/+18Star
* target/riscv: Reassign instructions to the Zbb-extensionPhilipp Tomsich2021-10-072-41/+50
* target/riscv: Add instructions of the Zbc-extensionPhilipp Tomsich2021-10-074-1/+65
* target/riscv: Reassign instructions to the Zbs-extensionPhilipp Tomsich2021-10-072-18/+24
* target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B)Philipp Tomsich2021-10-072-78/+0Star
* target/riscv: Remove the W-form instructions from ZbsPhilipp Tomsich2021-10-072-63/+0Star
* target/riscv: Reassign instructions to the Zba-extensionPhilipp Tomsich2021-10-072-13/+23
* target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs propertiesPhilipp Tomsich2021-10-072-0/+8
* target/riscv: clwz must ignore high bits (use shift-left & changed logic)Philipp Tomsich2021-10-071-3/+5
* target/riscv: fix clzw implementation to operate on arg1Philipp Tomsich2021-10-071-1/+1
* target/riscv: Introduce temporary in gen_add_uw()Philipp Tomsich2021-10-071-2/+4
* Merge remote-tracking branch 'remotes/quic/tags/pull-hex-20211006' into stagingRichard Henderson2021-10-067-58/+78
|\
| * target/hexagon: Use tcg_constant_*Philippe Mathieu-Daudé2021-10-065-53/+25Star
| * target/hexagon: Remove unused TCG temporary from predicated loadsPhilippe Mathieu-Daudé2021-10-061-2/+0Star
| * Hexagon (target/hexagon) probe the stores in a packet at start of commitTaylor Simpson2021-10-063-3/+53
* | tcg: Rename TCGMemOpIdx to MemOpIdxRichard Henderson2021-10-067-26/+26
* | tcg: Expand MO_SIZE to 3 bitsRichard Henderson2021-10-062-2/+2
|/
* target/xtensa: list cores in a text filePaolo Bonzini2021-10-053-2/+14
* hexagon: use env keyword argument to pass PYTHONPATHPaolo Bonzini2021-10-051-1/+2
* sev/i386: Introduce sev_add_kernel_loader_hashes for measured linux bootDov Murik2021-10-053-0/+154
* target/sh4: Use lookup_symbol in sh4_tr_disas_logRichard Henderson2021-10-041-1/+1
* i386: Change the default Hyper-V version to match WS2016Vitaly Kuznetsov2021-10-011-3/+3
* i386: Make Hyper-V version id configurableVitaly Kuznetsov2021-10-013-15/+33
* i386: Implement pseudo 'hv-avic' ('hv-apicv') enlightenmentVitaly Kuznetsov2021-10-014-1/+15
* i386: Move HV_APIC_ACCESS_RECOMMENDED bit setting to hyperv_fill_cpuids()Vitaly Kuznetsov2021-10-011-3/+6
* i386: Support KVM_CAP_HYPERV_ENFORCE_CPUIDVitaly Kuznetsov2021-10-013-0/+11
* i386: Support KVM_CAP_ENFORCE_PV_FEATURE_CPUIDVitaly Kuznetsov2021-10-013-0/+15
* Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210930'...Peter Maydell2021-09-305-291/+307
|\
| * target/arm: Don't put FPEXC and FPSID in org.gnu.gdb.arm.vfp XMLPeter Maydell2021-09-301-16/+40
| * target/arm: Move gdbstub related code out of helper.cPeter Maydell2021-09-304-271/+277
| * target/arm: Fix coding style issues in gdbstub code in helper.cPeter Maydell2021-09-301-7/+16
| * arm: tcg: Adhere to SMCCC 1.3 section 5.2Alexander Graf2021-09-301-29/+6Star
* | Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell2021-09-3011-5/+315
|\ \
| * | memory: Name all the memory listenersPeter Xu2021-09-305-1/+5
| * | target/i386: Fix memory leak in sev_read_file_base64()Peter Maydell2021-09-301-1/+1
| * | target/i386: Add the query-sgx-capabilities QMP commandYang Zhong2021-09-301-0/+5
| * | target/i386: Add HMP and QMP interfaces for SGXYang Zhong2021-09-301-0/+27
| * | Adjust min CPUID level to 0x12 when SGX is enabledSean Christopherson2021-09-301-0/+5
| * | i386: Propagate SGX CPUID sub-leafs to KVMSean Christopherson2021-09-301-0/+19
| * | i386: kvm: Add support for exposing PROVISIONKEY to guestSean Christopherson2021-09-303-1/+35
| * | i386: Update SGX CPUID info according to hardware/KVM/user inputSean Christopherson2021-09-301-0/+77
| * | i386: Add feature control MSR dependency when SGX is enabledSean Christopherson2021-09-301-0/+5
| * | i386: Add get/set/migrate support for SGX_LEPUBKEYHASH MSRsSean Christopherson2021-09-304-1/+58
| * | i386: Add SGX CPUID leaf FEAT_SGX_12_1_EAXSean Christopherson2021-09-302-0/+22
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-05-07 12:34:48 +0200