summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* s390x/tcg: Factor out gen_addi_and_wrap_i64() from get_address()David Hildenbrand2019-03-041-15/+26
* s390x/tcg: Factor out vec_full_reg_offset()David Hildenbrand2019-03-041-2/+7
* s390x/tcg: Clarify terminology in vec_reg_offset()David Hildenbrand2019-03-041-5/+6
* s390x/tcg: Simplify disassembler operands initializationDavid Hildenbrand2019-03-041-7/+1Star
* s390x/tcg: RXE has an optional M3 fieldDavid Hildenbrand2019-03-041-1/+1
* s390x/tcg: Save vregs to extended mchk save areaDavid Hildenbrand2019-03-042-3/+47
* s390x: use a QEMU-style typedef + name for SIGP save area structDavid Hildenbrand2019-03-041-4/+4
* s390x: Use cpu_to_be64 in SIGP STORE ADDITIONAL STATUSDavid Hildenbrand2019-03-041-10/+21
* Merge remote-tracking branch 'remotes/xtensa/tags/20190228-xtensa' into stagingPeter Maydell2019-02-288-1745/+1855
|\
| * target/xtensa: implement PREFCTL SRMax Filippov2019-02-282-0/+17
| * target/xtensa: prioritize load/store in FLIX bundlesMax Filippov2019-02-282-5/+36
| * target/xtensa: break circular register dependenciesMax Filippov2019-02-281-4/+123
| * target/xtensa: reorganize access to boolean registersMax Filippov2019-02-281-8/+42
| * target/xtensa: reorganize access to MAC16 registersMax Filippov2019-02-281-94/+92Star
| * target/xtensa: reorganize register handling in translatorsMax Filippov2019-02-283-344/+386
| * target/xtensa: only rotate window in the retw helperMax Filippov2019-02-283-9/+10
| * target/xtensa: move WINDOW_BASE SR update to postprocessingMax Filippov2019-02-284-20/+28
| * target/xtensa: add generic instruction post-processingMax Filippov2019-02-282-8/+33
| * target/xtensa: sort FLIX instruction opcodesMax Filippov2019-02-282-8/+221
| * target/xtensa: implement wide branches and loopsMax Filippov2019-02-191-27/+102
| * target/xtensa: allow multiple names for single opcodeMax Filippov2019-02-193-60/+60
| * target/xtensa: don't require opcode table sortingMax Filippov2019-02-193-16/+42
| * target/xtensa: move xtensa_finalize_config to xtensa_core_class_initMax Filippov2019-02-193-19/+19
| * target/xtensa: fixup test_mmuhifi_c3 overlayMax Filippov2019-02-191-661/+661
| * target/xtensa: get rid of gen_callw[i]Max Filippov2019-02-111-21/+14Star
| * target/xtensa: don't specify windowed registers manuallyMax Filippov2019-02-113-484/+12Star
| * target/xtensa/import_core.sh: don't add duplicate 'static'Max Filippov2019-02-091-1/+1
* | Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20190228-...Peter Maydell2019-02-2813-103/+519
|\ \
| * | target/arm: Enable ARMv8.2-FHM for -cpu maxRichard Henderson2019-02-282-0/+3
| * | target/arm: Implement VFMAL and VFMSL for aarch32Richard Henderson2019-02-282-33/+101
| * | target/arm: Implement FMLAL and FMLSL for aarch64Richard Henderson2019-02-282-1/+53
| * | target/arm: Add helpers for FMLALRichard Henderson2019-02-282-0/+157
| * | Revert "arm: Allow system registers for KVM guests to be changed by QEMU code"Peter Maydell2019-02-285-38/+22Star
| * | target/arm: Gate "miscellaneous FP" insns by ID register fieldPeter Maydell2019-02-282-12/+33
| * | target/arm: Use MVFR1 feature bits to gate A32/T32 FP16 instructionsPeter Maydell2019-02-284-14/+54
| * | target/arm/arm-powerctl: Add new arm_set_cpu_on_and_reset()Peter Maydell2019-02-282-0/+72
| * | target/arm/cpu: Allow init-svtor property to be set after realizePeter Maydell2019-02-281-5/+24
* | | Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-feb-27-2019' ...Peter Maydell2019-02-281-2/+41
|\ \ \
| * | | target/mips: Preparing for adding MMI instructionsMateja Marjanovic2019-02-271-2/+41
| |/ /
* | | target/ppc: Basic POWER9 bare-metal radix MMU supportBenjamin Herrenschmidt2019-02-251-12/+69
* | | target/ppc: Support for POWER9 native hashBenjamin Herrenschmidt2019-02-254-20/+70
* | | target/ppc: Rename PATB/PATBE -> PATEBenjamin Herrenschmidt2019-02-254-12/+27
* | | target/ppc: Flush the TLB locally when the LPIDR is writtenBenjamin Herrenschmidt2019-02-253-1/+22
* | | target/ppc: Fix synchronization of mttcg with broadcast TLB flushesBenjamin Herrenschmidt2019-02-251-17/+10Star
* | | target/ppc: Add basic support for "new format" HPTE as found on POWER9Benjamin Herrenschmidt2019-02-252-0/+22
* | | target/ppc: Fix ordering of hash MMU accessesBenjamin Herrenschmidt2019-02-252-0/+12
* | | target/ppc: Fix #include guard in mmu-book3s-v3.hBenjamin Herrenschmidt2019-02-251-3/+3
* | | target/ppc: Re-enable RMLS on POWER9 for virtual hypervisorsBenjamin Herrenschmidt2019-02-251-0/+8
* | | target/ppc/mmu: Use LPCR:HR to chose radix vs. hash translationBenjamin Herrenschmidt2019-02-253-13/+21
* | | target/ppc/spapr: Set LPCR:HR when using Radix modeBenjamin Herrenschmidt2019-02-252-1/+2
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-10-27 07:25:54 +0100