summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'remotes/vivier2/tags/trivial-branch-pull-reques...Peter Maydell2019-01-3133-39/+39
|\
| * target/m68k: Fix LGPL information in the file headersThomas Huth2019-01-306-10/+10
| * target/s390x: Fix LGPL version in the file header commentsThomas Huth2019-01-309-9/+9
| * target/tricore: Fix LGPL version numberThomas Huth2019-01-3010-10/+10
| * target/openrisc: Fix LGPL version numberThomas Huth2019-01-307-7/+7
| * Don't talk about the LGPL if the file is licensed under the GPLThomas Huth2019-01-301-3/+3
* | Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-pull-request' in...Peter Maydell2019-01-291-1/+9
|\ \ | |/ |/|
| * i386: Enable NPT and NRIPSAVE for AMD CPUsVitaly Kuznetsov2019-01-281-0/+8
| * i386: Update stepping of Cascadelake-ServerTao Xu2019-01-281-1/+1
* | target/arm: Don't clear supported PMU events when initializing PMCEID1Aaron Lindsay OS2019-01-293-19/+22
* | target/arm: v8m: Ensure IDAU is respected if SAU is disabledThomas Roth2019-01-291-9/+10
* | target/arm: Fix validation of 32-bit address spaces for aa32Richard Henderson2019-01-291-7/+14
|/
* Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-january-25-20...Peter Maydell2019-01-253-30/+73
|\
| * target/mips: Add I6500 core configurationYongbok Kim2019-01-241-0/+40
| * target/mips: nanoMIPS: Fix branch handlingStefan Markovic2019-01-241-0/+12
| * target/mips: Extend gen_scwp() functionality to support EVAAleksandar Markovic2019-01-241-4/+6
| * target/mips: Correct the second argument type of cpu_supports_isa()Aleksandar Markovic2019-01-242-2/+2
| * target/mips: nanoMIPS: Rename macros for extracting 3-bit-coded GPR numbersAleksandar Markovic2019-01-241-13/+13
| * target/mips: nanoMIPS: Remove an unused macroAleksandar Markovic2019-01-241-1/+0Star
| * target/mips: nanoMIPS: Remove duplicate macro definitionsAleksandar Markovic2019-01-241-10/+0Star
* | ppc: e6500 registers SPR 604 twiceJon Diekema2019-01-241-8/+0Star
|/
* Merge remote-tracking branch 'remotes/xtensa/tags/20190122-xtensa' into stagingPeter Maydell2019-01-2312-1531/+1685
|\
| * target/xtensa: move non-HELPER functions to helper.cMax Filippov2019-01-142-59/+58Star
| * target/xtensa: drop dump_state helperMax Filippov2019-01-142-12/+0Star
| * target/xtensa: extract interrupt and exception helpersMax Filippov2019-01-144-220/+259
| * target/xtensa: extract debug helpersMax Filippov2019-01-143-92/+130
| * target/xtensa: extract MMU helpersMax Filippov2019-01-144-780/+819
| * target/xtensa: extract windowed registers helpersMax Filippov2019-01-143-190/+223
| * target/xtensa: extract FPU helpersMax Filippov2019-01-143-135/+167
| * target/xtensa: rework zero overhead loops implementationMax Filippov2019-01-125-63/+49Star
* | Merge remote-tracking branch 'remotes/edgar/tags/edgar/xilinx-next-2019-01-22...Peter Maydell2019-01-233-15/+30
|\ \
| * | target/microblaze: Add props enabling exceptions on failed bus accessesEdgar E. Iglesias2019-01-222-1/+13
| * | target/microblaze: Switch to transaction_failed hookPeter Maydell2019-01-223-14/+17
* | | ppc: Fix duplicated typedefs to be able to compile with Clang in gnu99 modeThomas Huth2019-01-221-4/+5
|/ /
* | Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-january-17-20...Peter Maydell2019-01-216-641/+960
|\ \
| * | target/mips: Introduce 32 R5900 multimedia registersFredrik Noring2019-01-182-0/+19
| * | target/mips: Rename 'rn' to 'register_name'Aleksandar Markovic2019-01-181-426/+432
| * | target/mips: Add CP0 register MemoryMapIDAleksandar Markovic2019-01-182-2/+4
| * | target/mips: Amend preprocessor constants for CP0 registersAleksandar Markovic2019-01-182-170/+284
| * | target/mips: Update ITU to utilize SAARI and SAAR CP0 registersYongbok Kim2019-01-182-0/+19
| * | target/mips: Provide R/W access to SAARI and SAAR CP0 registersYongbok Kim2019-01-185-4/+120
| * | target/mips: Add fields for SAARI and SAAR CP0 registersYongbok Kim2019-01-182-4/+12
| * | target/mips: Use preprocessor constants for 32 major CP0 registersAleksandar Markovic2019-01-181-136/+136
| * | target/mips: Add preprocessor constants for 32 major CP0 registersAleksandar Markovic2019-01-181-0/+32
| * | target/mips: Move comment containing summary of CP0 registersAleksandar Markovic2019-01-181-81/+84
* | | target/arm: Implement PMSWINCAaron Lindsay2019-01-211-2/+37
* | | target/arm: PMU: Set PMCR.N to 4Aaron Lindsay2019-01-211-5/+5
* | | target/arm: PMU: Add instruction and cycle eventsAaron Lindsay2019-01-211-46/+44Star
* | | target/arm: Finish implementation of PM[X]EVCNTR and PM[X]EVTYPERAaron Lindsay2019-01-212-17/+282
* | | target/arm: Add array for supported PMU events, generate PMCEID[01]_EL0Aaron Lindsay2019-01-214-11/+79
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-03 16:01:25 +0100