index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
Commit message (
Expand
)
Author
Age
Files
Lines
...
|
*
target/riscv: Set VS bits in mideleg for Hyp extension
Alistair Francis
2020-02-27
1
-0
/
+3
|
*
target/riscv: Add virtual register swapping function
Alistair Francis
2020-02-27
3
-0
/
+79
|
*
target/riscv: Add Hypervisor machine CSRs accesses
Alistair Francis
2020-02-27
1
-0
/
+27
|
*
target/riscv: Add Hypervisor virtual CSRs accesses
Alistair Francis
2020-02-27
1
-0
/
+116
|
*
target/riscv: Add Hypervisor CSR access functions
Alistair Francis
2020-02-27
1
-2
/
+134
|
*
target/riscv: Dump Hypervisor registers if enabled
Alistair Francis
2020-02-27
1
-0
/
+33
|
*
target/riscv: Print priv and virt in disas log
Alistair Francis
2020-02-27
1
-0
/
+8
|
*
target/riscv: Fix CSR perm checking for HS mode
Alistair Francis
2020-02-27
1
-4
/
+14
|
*
target/riscv: Add the force HS exception mode
Alistair Francis
2020-02-27
3
-0
/
+26
|
*
target/riscv: Add the virtulisation mode
Alistair Francis
2020-02-27
3
-0
/
+25
|
*
target/riscv: Rename the H irqs to VS irqs
Alistair Francis
2020-02-27
2
-9
/
+9
|
*
target/riscv: Add support for the new execption numbers
Alistair Francis
2020-02-27
4
-20
/
+37
|
*
target/riscv: Add the Hypervisor CSRs to CPUState
Alistair Francis
2020-02-27
3
-18
/
+48
|
*
target/riscv: Add the Hypervisor extension
Alistair Francis
2020-02-27
1
-0
/
+1
|
*
target/riscv: Convert MIP CSR to target_ulong
Alistair Francis
2020-02-27
2
-2
/
+2
*
|
target/arm: Implement ARMv8.3-CCIDX
Peter Maydell
2020-02-28
2
-1
/
+35
*
|
target/arm: Implement v8.4-RCPC
Peter Maydell
2020-02-28
3
-1
/
+96
*
|
target/arm: Implement v8.3-RCPC
Peter Maydell
2020-02-28
3
-0
/
+30
*
|
target/arm: Fix wrong use of FIELD_EX32 on ID_AA64DFR0
Peter Maydell
2020-02-28
1
-2
/
+2
*
|
target/arm: Split VMINMAXNM decode
Richard Henderson
2020-02-28
2
-77
/
+44
*
|
target/arm: Split VFM decode
Richard Henderson
2020-02-28
2
-14
/
+55
*
|
target/arm: Add formats for some vfp 2 and 3-register insns
Richard Henderson
2020-02-28
1
-90
/
+60
*
|
target/arm: Remove ARM_FEATURE_VFP*
Richard Henderson
2020-02-28
5
-37
/
+0
*
|
target/arm: Move the vfp decodetree calls next to the base isa
Richard Henderson
2020-02-28
1
-54
/
+29
*
|
target/arm: Move VLLDM and VLSTM to vfp.decode
Richard Henderson
2020-02-28
3
-44
/
+50
*
|
target/arm: Remove ARM_FEATURE_VFP check from disas_vfp_insn
Richard Henderson
2020-02-28
1
-4
/
+0
*
|
target/arm: Replace ARM_FEATURE_VFP4 with isar_feature_aa32_simdfmac
Richard Henderson
2020-02-28
4
-6
/
+36
*
|
target/arm: Add missing checks for fpsp_v2
Richard Henderson
2020-02-28
1
-9
/
+69
*
|
target/arm: Replace ARM_FEATURE_VFP3 checks with fp{sp, dp}_v3
Richard Henderson
2020-02-28
1
-16
/
+8
*
|
target/arm: Perform fpdp_v2 check first
Richard Henderson
2020-02-28
1
-69
/
+71
*
|
target/arm: Add isar_feature_aa64_fp_simd, isar_feature_aa32_vfp
Richard Henderson
2020-02-28
3
-5
/
+20
*
|
target/arm: Add isar_feature_aa32_{fpsp_v2, fpsp_v3, fpdp_v3}
Richard Henderson
2020-02-28
1
-0
/
+18
*
|
target/arm: Rename isar_feature_aa32_fpdp_v2
Richard Henderson
2020-02-28
2
-22
/
+22
*
|
target/arm: Add isar_feature_aa32_vfp_simd
Richard Henderson
2020-02-28
5
-14
/
+25
*
|
target/arm: Set ID_MMFR4.HPDS for aarch64_max_initfn
Richard Henderson
2020-02-28
1
-0
/
+1
*
|
Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20200227' into staging
Peter Maydell
2020-02-27
7
-17
/
+64
|
\
\
|
|
/
|
/
|
|
*
s390x: Rename and use constants for short PSW address and mask
Janosch Frank
2020-02-27
2
-3
/
+4
|
*
s390/sclp: improve special wait psw logic
Christian Borntraeger
2020-02-26
1
-1
/
+1
|
*
s390x: Add missing vcpu reset functions
Janosch Frank
2020-02-26
4
-12
/
+58
|
*
target/s390x/translate: Fix RNSBG instruction
Thomas Huth
2020-02-26
1
-1
/
+1
*
|
target/riscv: progressively load the instruction during decode
Alex Bennée
2020-02-25
2
-23
/
+25
|
/
*
Merge branch 'exec_rw_const_v4' of https://github.com/philmd/qemu into HEAD
Paolo Bonzini
2020-02-25
7
-19
/
+18
|
\
|
*
Avoid cpu_physical_memory_rw() with a constant is_write argument
Philippe Mathieu-Daudé
2020-02-20
1
-2
/
+2
|
*
Let cpu_[physical]_memory() calls pass a boolean 'is_write' argument
Philippe Mathieu-Daudé
2020-02-20
3
-6
/
+6
|
*
Avoid address_space_rw() with a constant is_write argument
Peter Maydell
2020-02-20
2
-10
/
+9
|
*
Let address_space_rw() calls pass a boolean 'is_write' argument
Philippe Mathieu-Daudé
2020-02-20
2
-5
/
+5
|
*
Remove unnecessary cast when using the cpu_[physical]_memory API
Philippe Mathieu-Daudé
2020-02-20
1
-3
/
+3
|
*
Remove unnecessary cast when using the address_space API
Philippe Mathieu-Daudé
2020-02-20
4
-4
/
+4
*
|
target/i386: check for empty register in FXAM
Paolo Bonzini
2020-02-25
1
-1
/
+5
*
|
target/arm: Set MVFR0.FPSP for ARMv5 cpus
Richard Henderson
2020-02-21
1
-4
/
+6
[prev]
[next]