summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* target/arm: Introduce raise_exception_raRichard Henderson2019-01-212-2/+24
* target/arm: Add PAuth active bit to tbflagsRichard Henderson2019-01-214-0/+23
* target/arm: Add SCTLR bits through ARMv8.5Richard Henderson2019-01-211-12/+33
* target/arm: Add state for the ARMv8.3-PAuth extensionRichard Henderson2019-01-211-1/+29
* target/arm: Allow Aarch32 exception return to switch from Mon->HypAlexander Graf2019-01-211-1/+1
* s390x: Return specification exception for unimplemented diag 308 subcodesJanosch Frank2019-01-181-1/+1
* i386/kvm: add a comment explaining why .feat_names are commented out for Hype...Vitaly Kuznetsov2019-01-141-0/+7
* x86: host-phys-bits-limit optionEduardo Habkost2019-01-142-0/+8
* target/i386: Disable MPX support on named CPU modelsPaolo Bonzini2019-01-141-7/+7
* target-i386: Reenable RDTSCP support on Opteron_G[345] CPU models CPU modelsBorislav Petkov2019-01-141-7/+4Star
* i386/kvm: expose HV_CPUID_ENLIGHTMENT_INFO.EAX and HV_CPUID_NESTED_FEATURES.E...Vitaly Kuznetsov2019-01-143-40/+77
* Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-3.2-part2'...Peter Maydell2019-01-147-609/+933
|\
| * RISC-V: Implement existential predicates for CSRsMichael Clark2019-01-094-79/+105
| * RISC-V: Implement atomic mip/sip CSR updatesMichael Clark2019-01-091-28/+28
| * RISC-V: Implement modular CSR helper interfaceMichael Clark2019-01-086-606/+904
* | avoid TABs in files that only contain a fewPaolo Bonzini2019-01-117-16/+16
* | qemu/queue.h: leave head structs anonymous unless necessaryPaolo Bonzini2019-01-112-2/+2
* | hax: Support for Linux hostsAlexandro Sanchez Bach2019-01-114-6/+6
* | ppc: replace the 'Object *intc' by a 'ICPState *icp' pointer under the CPUCédric Le Goater2019-01-081-1/+2
* | ppc/xive: introduce a XiveTCTX pointer under PowerPCCPUCédric Le Goater2019-01-081-0/+2
* | target/ppc: replace AVR* macros with Vsr* macrosMark Cave-Ayland2019-01-081-17/+13Star
* | target/ppc: move FP and VMX registers into aligned vsr register arrayMark Cave-Ayland2019-01-0812-70/+149
* | target/ppc: merge ppc_vsr_t and ppc_avr_t union typesMark Cave-Ayland2019-01-083-45/+39Star
* | target/ppc: switch FPR, VMX and VSX helpers to access data directly from cpu_envMark Cave-Ayland2019-01-082-45/+18Star
* | target/ppc: introduce get_cpu_vsr{l,h}() and set_cpu_vsr{l,h}() helpers for V...Mark Cave-Ayland2019-01-081-224/+638
* | target/ppc: introduce get_avr64() and set_avr64() helpers for VMX register ac...Mark Cave-Ayland2019-01-082-33/+124
* | target/ppc: introduce get_fpr() and set_fpr() helpers for FP register accessMark Cave-Ayland2019-01-082-110/+386
* | target/ppc: switch EXTRACT_HELPER macros over to use sextract32/extract32Mark Cave-Ayland2019-01-081-4/+4
* | target/ppc: fix typo in SIMM5 extraction helperMark Cave-Ayland2019-01-081-1/+1
|/
* target/alpha: Fix user-only initialization of fpcrRichard Henderson2019-01-081-3/+3
* Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20190107'...Peter Maydell2019-01-075-144/+107Star
|\
| * target/arm: Emit barriers for A32/T32 load-acquire/store-release insnsPeter Maydell2019-01-071-7/+26
| * target/arm: SVE brk[ab] merging does not have s bitRichard Henderson2019-01-071-2/+3
| * target/arm: Convert ARM_TBFLAG_* to FIELDsRichard Henderson2019-01-074-135/+78Star
* | arm: replace instance_post_init()Marc-André Lureau2019-01-074-10/+49
* | qdev-props: remove errp from GlobalPropertyMarc-André Lureau2019-01-072-2/+0Star
|/
* Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-december-2018...Peter Maydell2019-01-041-126/+883
|\
| * target/mips: Support R5900 three-operand MADD1 and MADDU1 instructionsFredrik Noring2019-01-031-3/+9
| * target/mips: Support R5900 three-operand MADD and MADDU instructionsPhilippe Mathieu-Daudé2019-01-031-5/+53
| * target/mips: MXU: Add handler for an align instructionAleksandar Markovic2019-01-031-3/+194
| * target/mips: MXU: Add handlers for max/min instructionsAleksandar Markovic2019-01-031-21/+279
| * target/mips: MXU: Add handlers for logic instructionsAleksandar Markovic2019-01-031-34/+205
| * target/mips: MXU: Improve the comment containing MXU overviewAleksandar Markovic2019-01-031-30/+44
| * target/mips: MXU: Add generic naming for optn2 constantsAleksandar Markovic2019-01-031-0/+5
| * target/mips: MXU: Add missing opcodes/decoding for LX* instructionsAleksandar Markovic2019-01-031-38/+102
* | Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-3.2-part1'...Peter Maydell2019-01-033-11/+13
|\ \ | |/ |/|
| * riscv/cpu: use device_class_set_parent_realizeMao Zhongyi2018-12-201-2/+2
| * target/riscv/pmp.c: Fix pmp_decode_napot()Anup Patel2018-12-201-1/+1
| * RISC-V: Add hartid and \n to interrupt loggingMichael Clark2018-12-201-8/+10
* | Changes requirement for "vsubsbs" instructionPaul A. Clarke2018-12-201-1/+1
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 10:53:31 +0100