| Commit message (Expand) | Author | Age | Files | Lines |
* | hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004 | Bin Meng | 2020-06-19 | 1 | -8/+8 |
* | target/riscv: Rename IBEX CPU init routine | Bin Meng | 2020-06-19 | 1 | -2/+2 |
* | target/riscv: Use a smaller guess size for no-MMU PMP | Alistair Francis | 2020-06-19 | 1 | -5/+9 |
* | target/riscv: Implement checks for hfence | Alistair Francis | 2020-06-19 | 3 | -26/+24 |
* | target/riscv: Move the hfence instructions to the rvh decode | Alistair Francis | 2020-06-19 | 4 | -41/+63 |
* | target/riscv: Report errors validating 2nd-stage PTEs | Alistair Francis | 2020-06-19 | 1 | -2/+7 |
* | target/riscv: Set access as data_load when validating stage-2 PTEs | Alistair Francis | 2020-06-19 | 1 | -1/+1 |
* | riscv: Keep the CPU init routine names consistent | Bin Meng | 2020-06-19 | 1 | -4/+4 |
* | riscv: Generalize CPU init routine for the imacu CPU | Bin Meng | 2020-06-19 | 1 | -21/+10 |
* | riscv: Generalize CPU init routine for the gcsu CPU | Bin Meng | 2020-06-19 | 1 | -14/+6 |
* | riscv: Generalize CPU init routine for the base CPU | Bin Meng | 2020-06-19 | 1 | -13/+5 |
* | riscv: Add helper to make NaN-boxing for FP register | Ian Jiang | 2020-06-19 | 1 | -2/+15 |
* | vfio-ccw: Add support for the schib region | Farhan Ali | 2020-06-18 | 1 | -2/+1 |
* | Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200616'... | Peter Maydell | 2020-06-16 | 7 | -689/+1302 |
|\ |
|
| * | target/arm/cpu: adjust virtual time for all KVM arm cpus | fangying | 2020-06-16 | 3 | -13/+15 |
| * | target/arm: Convert Neon VDUP (scalar) to decodetree | Peter Maydell | 2020-06-16 | 3 | -24/+34 |
| * | target/arm: Convert Neon VTBL, VTBX to decodetree | Peter Maydell | 2020-06-16 | 3 | -37/+63 |
| * | target/arm: Convert Neon VEXT to decodetree | Peter Maydell | 2020-06-16 | 3 | -57/+85 |
| * | target/arm: Convert Neon 2-reg-scalar long multiplies to decodetree | Peter Maydell | 2020-06-16 | 3 | -176/+187 |
| * | target/arm: Convert Neon 2-reg-scalar VQRDMLAH, VQRDMLSH to decodetree | Peter Maydell | 2020-06-16 | 3 | -36/+79 |
| * | target/arm: Convert Neon 2-reg-scalar VQDMULH, VQRDMULH to decodetree | Peter Maydell | 2020-06-16 | 3 | -40/+34 |
| * | target/arm: Convert Neon 2-reg-scalar float multiplies to decodetree | Peter Maydell | 2020-06-16 | 3 | -34/+71 |
| * | target/arm: Convert Neon 2-reg-scalar integer multiplies to decodetree | Peter Maydell | 2020-06-16 | 3 | -71/+154 |
| * | target/arm: Add missing TCG temp free in do_2shift_env_64() | Peter Maydell | 2020-06-16 | 1 | -0/+1 |
| * | target/arm: Add 'static' and 'const' annotations to VSHLL function arrays | Peter Maydell | 2020-06-16 | 1 | -2/+2 |
| * | target/arm: Convert Neon 3-reg-diff polynomial VMULL | Peter Maydell | 2020-06-16 | 3 | -57/+48 |
| * | target/arm: Convert Neon 3-reg-diff saturating doubling multiplies | Peter Maydell | 2020-06-16 | 3 | -55/+92 |
| * | target/arm: Convert Neon 3-reg-diff long multiplies | Peter Maydell | 2020-06-16 | 3 | -15/+86 |
| * | target/arm: Convert Neon 3-reg-diff VABAL, VABDL to decodetree | Peter Maydell | 2020-06-16 | 4 | -28/+142 |
| * | target/arm: Convert Neon 3-reg-diff narrowing ops to decodetree | Peter Maydell | 2020-06-16 | 3 | -80/+104 |
| * | target/arm: Convert Neon 3-reg-diff prewidening ops to decodetree | Peter Maydell | 2020-06-16 | 3 | -12/+151 |
| * | target/arm: Fix missing temp frees in do_vshll_2sh | Peter Maydell | 2020-06-16 | 1 | -0/+2 |
* | | Merge remote-tracking branch 'remotes/armbru/tags/pull-qom-2020-06-15' into s... | Peter Maydell | 2020-06-16 | 1 | -2/+1 |
|\ \ |
|
| * | | qdev: Convert bus-less devices to qdev_realize() with Coccinelle | Markus Armbruster | 2020-06-15 | 1 | -2/+1 |
| |/ |
|
* | | target/mips: msa: Split helpers for MULV.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -9/+91 |
* | | target/mips: msa: Split helpers for SUBV.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -11/+91 |
* | | target/mips: msa: Split helpers for SUBSUU_S.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -20/+103 |
* | | target/mips: msa: Split helpers for SUBSUS_U.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -20/+103 |
* | | target/mips: msa: Split helpers for SUBS_U.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -10/+93 |
* | | target/mips: msa: Split helpers for SUBS_S.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -14/+97 |
* | | target/mips: msa: Split helpers for DOTP_U.<H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -14/+67 |
* | | target/mips: msa: Split helpers for DOTP_S.<H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -14/+69 |
* | | target/mips: msa: Split helpers for DPSUB_U.<H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -15/+68 |
* | | target/mips: msa: Split helpers for DPSUB_S.<H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -15/+68 |
* | | target/mips: msa: Split helpers for DPADD_U.<H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -15/+68 |
* | | target/mips: msa: Split helpers for DPADD_S.<H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -28/+78 |
* | | target/mips: msa: Split helpers for MSUBV.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -11/+93 |
* | | target/mips: msa: Split helpers for MADDV.<B|H|W|D> | Aleksandar Markovic | 2020-06-15 | 3 | -12/+92 |
* | | target/mips: Add comments for vendor-specific ASEs | Jiaxun Yang | 2020-06-15 | 1 | -0/+4 |
* | | target/mips: Legalize Loongson insn flags | Jiaxun Yang | 2020-06-15 | 2 | -8/+9 |
|/ |
|