summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'remotes/cohuck/tags/s390x-20201026' into stagingPeter Maydell2020-10-264-2/+14
|\
| * s390x: pv: Fix diag318 PV fencingJanosch Frank2020-10-224-2/+14
* | target/riscv: raise exception to HS-mode at get_physical_addressYifei Jiang2020-10-222-12/+34
* | target/riscv: Fix implementation of HLVX.WU instructionGeorg Kotheimer2020-10-221-3/+3
* | target/riscv: Fix update of hstatus.GVA in riscv_cpu_do_interruptGeorg Kotheimer2020-10-221-1/+3
* | target/riscv: Fix update of hstatus.SPVPGeorg Kotheimer2020-10-221-1/+1
* | riscv: Convert interrupt logs to use qemu_log_mask()Alistair Francis2020-10-222-2/+7
|/
* target/arm: Implement FPSCR.LTPSIZE for M-profile LOB extensionPeter Maydell2020-10-203-0/+16
* target/arm: Allow M-profile CPUs with FP16 to set FPSCR.FP16Peter Maydell2020-10-201-19/+28
* target/arm: Fix has_vfp/has_neon ID reg squashing for M-profilePeter Maydell2020-10-201-12/+19
* target/arm: Implement v8.1M low-overhead-loop instructionsPeter Maydell2020-10-202-2/+99
* target/arm: Implement v8.1M branch-future insns (as NOPs)Peter Maydell2020-10-203-1/+38
* target/arm: Don't allow BLX imm for M-profilePeter Maydell2020-10-201-0/+8
* target/arm: Make the t32 insn[25:23]=111 group non-overlappingPeter Maydell2020-10-201-13/+11Star
* target/arm: Implement v8.1M conditional-select insnsPeter Maydell2020-10-202-0/+63
* target/arm: Implement v8.1M NOCP handlingPeter Maydell2020-10-203-6/+22
* target/arm: Ignore HCR_EL2.ATA when {E2H,TGE} != 11Richard Henderson2020-10-202-8/+10
* target/arm: Fix reported EL for mte_check_failRichard Henderson2020-10-201-7/+3Star
* target/arm: Remove redundant mmu_idx lookupRichard Henderson2020-10-201-2/+1Star
* target/arm: Use tlb_flush_page_bits_by_mmuidx*Richard Henderson2020-10-201-7/+39
* target/arm: AArch32 VCVT fixed-point to float is always round-to-nearestPeter Maydell2020-10-203-13/+47
* target/arm: Fix SMLAD incorrect setting of Q bitPeter Maydell2020-10-201-11/+49
* Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mips-next-20201017' ...Peter Maydell2020-10-199-109/+756
|\
| * target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64)Philippe Mathieu-Daudé2020-10-171-1/+1
| * target/mips/cpu: Display warning when CPU is used without input clockPhilippe Mathieu-Daudé2020-10-171-0/+10
| * target/mips/cpu: Introduce mips_cpu_create_with_clock() helperPhilippe Mathieu-Daudé2020-10-172-0/+24
| * target/mips/cpu: Allow the CPU to use dynamic frequenciesPhilippe Mathieu-Daudé2020-10-172-2/+13
| * target/mips/cpu: Make cp0_count_rate a propertyPhilippe Mathieu-Daudé2020-10-172-8/+20
| * target/mips/cpu: Calculate the CP0 timer period using the CPU frequencyPhilippe Mathieu-Daudé2020-10-171-2/+2
| * target/mips: Move cp0_count_ns to CPUMIPSStatePhilippe Mathieu-Daudé2020-10-173-17/+28
| * target/mips/cp0_timer: Document TIMER_PERIOD originPhilippe Mathieu-Daudé2020-10-171-1/+11
| * target/mips/cp0_timer: Explicit unit in variable namePhilippe Mathieu-Daudé2020-10-171-9/+10
| * target/mips: Move cpu_mips_get_random() with CP0 helpersPhilippe Mathieu-Daudé2020-10-173-26/+26
| * target/mips/op_helper: Log unimplemented cache opcodePhilippe Mathieu-Daudé2020-10-171-0/+9
| * target/mips/op_helper: Document Invalidate/Writeback opcodes as no-opPhilippe Mathieu-Daudé2020-10-171-0/+5
| * target/mips/op_helper: Convert multiple if() to switch casePhilippe Mathieu-Daudé2020-10-171-4/+9
| * target/mips: Add loongson-ext lsdc2 group of instructionsJiaxun Yang2020-10-171-0/+179
| * target/mips: Add loongson-ext lswc2 group of instructions (Part 2)Jiaxun Yang2020-10-171-2/+180
| * target/mips: Add loongson-ext lswc2 group of instructions (Part 1)Jiaxun Yang2020-10-171-0/+86
| * target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S>Aleksandar Markovic2020-10-171-23/+81
| * target/mips: Demacro helpers for M<ADD|SUB>F.<D|S>Aleksandar Markovic2020-10-171-17/+46
| * target/mips: Demacro helpers for <ABS|CHS>.<D|S|PS>Aleksandar Markovic2020-10-171-21/+40
| * target/mips: Fix some comment spelling errorszhaolichang2020-10-173-7/+7
* | Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell2020-10-171-0/+1
|\ \
| * | hax: unbreak accelerator cpu code after cpus.c splitClaudio Fontana2020-10-171-0/+1
| |/
* | Merge remote-tracking branch 'remotes/ehabkost/tags/x86-next-pull-request' in...Peter Maydell2020-10-164-28/+29
|\ \ | |/ |/|
| * i386: Mark Icelake-Client CPU models deprecatedRobert Hoo2020-10-141-3/+7
| * cpu: Introduce CPU model deprecation APIRobert Hoo2020-10-141-0/+8
| * i386/kvm: Delete kvm_allows_irq0_override()Eduardo Habkost2020-10-143-11/+0Star
| * i386/kvm: Remove IRQ routing support checksEduardo Habkost2020-10-141-7/+0Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-15 16:03:02 +0100