summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* accel-cpu: make cpu_realizefn return a boolClaudio Fontana2021-05-104-7/+10
* target/i386: fix host_cpu_adjust_phys_bits error handlingClaudio Fontana2021-05-101-10/+12
* accel: introduce new accessor functionsClaudio Fontana2021-05-101-7/+2Star
* cpu: call AccelCPUClass::cpu_realizefn in cpu_exec_realizefnClaudio Fontana2021-05-101-13/+7Star
* i386: split cpu accelerators from cpu.c, using AccelCPUClassClaudio Fontana2021-05-1013-378/+650
* target/i386: Split out do_fsave, do_frstor, do_fxsave, do_fxrstorRichard Henderson2021-05-101-16/+34
* target/i386: Rename helper_fldt, helper_fsttRichard Henderson2021-05-101-10/+9Star
* Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20210510-...Peter Maydell2021-05-1011-389/+502
|\
| * target/arm: Make WFI a NOP for userspace emulatorsPeter Maydell2021-05-101-0/+14
| * target/arm: Make translate-neon.c.inc its own compilation unitPeter Maydell2021-05-104-11/+14
| * target/arm: Make functions used by translate-neon globalPeter Maydell2021-05-102-8/+10
| * target/arm: Move NeonGenThreeOpEnvFn typedef to translate.hPeter Maydell2021-05-102-3/+2Star
| * target/arm: Delete unused typedefPeter Maydell2021-05-101-2/+0Star
| * target/arm: Move vfp_reg_ptr() to translate-neon.c.incPeter Maydell2021-05-102-7/+7
| * target/arm: Make translate-vfp.c.inc its own compilation unitPeter Maydell2021-05-104-9/+13
| * target/arm: Make functions used by translate-vfp globalPeter Maydell2021-05-102-17/+26
| * target/arm: Move vfp_{load, store}_reg{32, 64} to translate-vfp.c.incPeter Maydell2021-05-102-20/+20
| * target/arm: Move gen_aa32 functions to translate-a32.hPeter Maydell2021-05-102-35/+69
| * target/arm: Split m-nocp trans functions into their own filePeter Maydell2021-05-105-198/+226
| * target/arm: Make functions used by m-nocp globalPeter Maydell2021-05-103-33/+65
| * target/arm: Share unallocated_encoding() and gen_exception_insn()Peter Maydell2021-05-104-22/+12Star
| * target/arm: Move constant expanders to translate.hPeter Maydell2021-05-102-24/+24
| * target/arm: Fix tlbbits calculation in tlbi_aa64_vae2is_write()Peter Maydell2021-05-101-1/+1
* | Merge remote-tracking branch 'remotes/mcayland/tags/qemu-sparc-20210505' into...Peter Maydell2021-05-104-47/+107
|\ \ | |/ |/|
| * hw/sparc*: Move cpu_check_irqs() to target/sparc/Philippe Mathieu-Daudé2021-05-043-0/+107
| * hw/sparc: Allow building without the leon3 machinePhilippe Mathieu-Daudé2021-05-043-47/+0Star
* | Merge remote-tracking branch 'remotes/bonzini-gitlab/tags/for-upstream' into ...Peter Maydell2021-05-066-1/+1371
|\ \
| * | Add NVMM accelerator: acceleration enlightenmentsReinoud Zandijk2021-05-041-1/+1
| * | Add NVMM accelerator: x86 CPU supportReinoud Zandijk2021-05-045-0/+1370
| |/
* | Merge remote-tracking branch 'remotes/dg-gitlab/tags/ppc-for-6.1-20210504' in...Peter Maydell2021-05-0516-1083/+1336
|\ \
| * | target/ppc: removed VSCR from SPR registrationBruno Larsen (billionai)2021-05-041-7/+13
| * | target/ppc: Reduce the size of ppc_spr_tRichard Henderson2021-05-041-4/+8
| * | target/ppc: Clean up _spr_register et alRichard Henderson2021-05-041-82/+76Star
| * | target/ppc: Add POWER10 exception modelNicholas Piggin2021-05-045-7/+59
| * | target/ppc: rework AIL logic in interrupt deliveryNicholas Piggin2021-05-043-69/+106
| * | target/ppc: move opcode table logic to translate.cBruno Larsen (billionai)2021-05-043-390/+403
| * | target/ppc: code motion from translate_init.c.inc to gdbstub.cBruno Larsen (billionai)2021-05-043-253/+264
| * | ppc: Rename current DAWR macros and variablesRavi Bangoria2021-05-042-4/+4
| * | target/ppc: POWER10 supports scvNicholas Piggin2021-05-041-1/+1
| * | target/ppc: Fix POWER9 radix guest HV interrupt AIL behaviourNicholas Piggin2021-05-041-4/+13
| * | target/ppc: Validate hflags with CONFIG_DEBUG_TCGRichard Henderson2021-05-042-2/+32
| * | target/ppc: Remove env->immu_idx and env->dmmu_idxRichard Henderson2021-05-046-56/+56
| * | target/ppc: Remove MSR_SA and MSR_AP from hflagsRichard Henderson2021-05-042-9/+5Star
| * | target/ppc: Put LPCR[GTSE] in hflagsRichard Henderson2021-05-044-1/+8
| * | target/ppc: Create helper_scvRichard Henderson2021-05-043-13/+17
| * | target/ppc: Put dbcr0 single-step bits into hflagsRichard Henderson2021-05-043-18/+20
| * | target/ppc: Reduce env->hflags to uint32_tRichard Henderson2021-05-043-4/+4
| * | target/ppc: Disconnect hflags from MSRRichard Henderson2021-05-043-50/+95
| * | target/ppc: Extract post_load_update_msrRichard Henderson2021-05-041-16/+14Star
| * | target/ppc: Fix comment for MSR_FE{0,1}Richard Henderson2021-05-041-2/+2