summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
* accel/tcg: Relax va restrictions on 64-bit guestsRichard Henderson2020-05-151-13/+2Star
* target: Remove unnecessary CPU() castPhilippe Mathieu-Daudé2020-05-151-1/+1
* qdev: Unrealize must not failMarkus Armbruster2020-05-152-14/+4Star
* Drop more @errp parameters after previous commitMarkus Armbruster2020-05-152-4/+2Star
* qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster2020-05-158-80/+65Star
* s390x/cpumodel: Fix UI to CPU features pcc-cmac-{aes,eaes}-256Markus Armbruster2020-05-151-1/+1
* qom: Drop object_property_set_description() parameter @errpMarkus Armbruster2020-05-155-9/+8Star
* Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200514'...Peter Maydell2020-05-1418-1427/+2498
|\
| * target/arm: Convert NEON VFMA, VFMS 3-reg-same insns to decodetreePeter Maydell2020-05-143-174/+46Star
| * target/arm: Convert Neon fp VMAX/VMIN/VMAXNM/VMINNM/VRECPS/VRSQRTS to decodetreePeter Maydell2020-05-143-40/+78
| * target/arm: Move 'env' argument of recps_f32 and rsqrts_f32 helpers to usual ...Peter Maydell2020-05-143-6/+6
| * target/arm: Convert Neon 3-reg-same compare insns to decodetreePeter Maydell2020-05-143-37/+13Star
| * target/arm: Convert Neon fp VMUL, VMLA, VMLS 3-reg-same insns to decodetreePeter Maydell2020-05-143-16/+85
| * target/arm: Convert Neon VPMIN/VPMAX/VPADD float 3-reg-same insns to decodetreePeter Maydell2020-05-143-55/+76
| * target/arm: Convert Neon VADD, VSUB, VABD 3-reg-same insns to decodetreePeter Maydell2020-05-146-15/+48
| * target/arm: Convert Neon VQDMULH/VQRDMULH 3-reg-same to decodetreePeter Maydell2020-05-143-23/+28
| * target/arm: Convert Neon VPADD 3-reg-same insns to decodetreePeter Maydell2020-05-143-18/+5Star
| * target/arm: Convert Neon VPMAX/VPMIN 3-reg-same insns to decodetreePeter Maydell2020-05-143-15/+82
| * target/arm: Convert Neon VQSHL, VRSHL, VQRSHL 3-reg-same insns to decodetreePeter Maydell2020-05-143-25/+70
| * target/arm: Convert Neon VRHADD, VHSUB 3-reg-same insns to decodetreePeter Maydell2020-05-143-6/+12
| * target/arm: Convert Neon VABA/VABD 3-reg-same to decodetreePeter Maydell2020-05-143-20/+12Star
| * target/arm: Convert Neon VHADD 3-reg-same insnsPeter Maydell2020-05-143-3/+27
| * target/arm: Convert Neon 64-bit element 3-reg-same insnsPeter Maydell2020-05-143-36/+39
| * target/arm: Convert Neon 3-reg-same SHA to decodetreePeter Maydell2020-05-143-44/+151
| * target/arm: Convert Neon 3-reg-same VQRDMLAH/VQRDMLSH to decodetreePeter Maydell2020-05-143-12/+20
| * target-arm: kvm64: handle SIGBUS signal from kernel or KVMDongjiu Geng2020-05-146-4/+88
| * KVM: Move hwpoison page related functions into kvm-all.cDongjiu Geng2020-05-141-36/+0Star
| * target/arm: Vectorize SABA/UABARichard Henderson2020-05-146-33/+174
| * target/arm: Vectorize SABD/UABDRichard Henderson2020-05-145-4/+176
| * target/arm: Clear tail in gvec_fmul_idx_*, gvec_fmla_idx_*Richard Henderson2020-05-141-0/+2
| * target/arm: Pass pointer to qc to qrdmla/qrdmlsRichard Henderson2020-05-142-34/+54
| * target/arm: Create gen_gvec_{qrdmla,qrdmls}Richard Henderson2020-05-143-58/+33Star
| * target/arm: Remove fp_status from helper_{recpe, rsqrte}_u32Richard Henderson2020-05-144-18/+8Star
| * target/arm: Create gen_gvec_{uqadd, sqadd, uqsub, sqsub}Richard Henderson2020-05-144-135/+147
| * target/arm: Create gen_gvec_{cmtst,ushl,sshl}Richard Henderson2020-05-144-102/+95Star
| * target/arm: Swap argument order for VSHL during decodeRichard Henderson2020-05-142-4/+16
| * target/arm: Create gen_gvec_{mla,mls}Richard Henderson2020-05-144-73/+71Star
| * target/arm: Create gen_gvec_{ceq,clt,cle,cgt,cge}0Richard Henderson2020-05-143-218/+74Star
| * target/arm: Tidy handle_vec_simd_shriRichard Henderson2020-05-141-42/+14Star
| * target/arm: Remove unnecessary range check for VSHLRichard Henderson2020-05-141-10/+2Star
| * target/arm: Create gen_gvec_{sri,sli}Richard Henderson2020-05-145-101/+160
| * target/arm: Create gen_gvec_{u,s}{rshr,rsra}Richard Henderson2020-05-145-26/+527
| * target/arm: Create gen_gvec_[us]sraRichard Henderson2020-05-145-79/+139
| * target/arm: Use correct GDB XML for M-profile coresPeter Maydell2020-05-142-4/+19
* | target/microblaze: monitor: Increase the number of registers reportedJoe Komlodi2020-05-141-2/+14
* | target/microblaze: gdb: Fix incorrect SReg reportingJoe Komlodi2020-05-141-10/+49
* | target/microblaze: gdb: Extend the number of registers presented to GDBJoe Komlodi2020-05-142-4/+50
* | target/microblaze: Fix FPU2 instruction checkJoe Komlodi2020-05-141-1/+1
* | target/microblaze: Add MFS Rd,EDR translationTong Ho2020-05-141-0/+1
|/
* target/arm: Fix tcg_gen_gvec_dup_imm vs DUP (indexed)Richard Henderson2020-05-111-1/+5
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 13:03:06 +0100