summaryrefslogtreecommitdiffstats
path: root/tcg/s390x
Commit message (Expand)AuthorAgeFilesLines
* tcg/s390x: Fix tcg_out_dup_vec vs general registersRichard Henderson2022-03-141-0/+1
* tcg/s390x: Fix INDEX_op_bitsel_vec vs VSELRichard Henderson2022-03-141-1/+1
* tcg/s390x: Fix tcg_out_dupi_vec vs VGMRichard Henderson2022-03-141-2/+2
* tcg/s390x: Implement vector NAND, NOR, EQVRichard Henderson2022-03-042-3/+20
* tcg: Add opcodes for vector nand, nor, eqvRichard Henderson2022-03-041-0/+3
* tcg/s390x: Support raising sigbus for user-onlyRichard Henderson2022-02-082-4/+57
* exec/memop: Adding signedness to quad definitionsFrédéric Pétrot2022-01-081-9/+9
* tcg/s390x: Fix tcg_out_vec_op argument typeMiroslav Rezanina2021-11-111-1/+2
* tcg/s390x: Implement TCG_TARGET_HAS_cmpsel_vecRichard Henderson2021-10-061-1/+23
* tcg/s390x: Implement TCG_TARGET_HAS_bitsel_vecRichard Henderson2021-10-063-1/+22
* tcg/s390x: Implement TCG_TARGET_HAS_sat_vecRichard Henderson2021-10-062-0/+66
* tcg/s390x: Implement TCG_TARGET_HAS_minmax_vecRichard Henderson2021-10-062-1/+26
* tcg/s390x: Implement vector shift operationsRichard Henderson2021-10-063-7/+99
* tcg/s390x: Implement TCG_TARGET_HAS_mul_vecRichard Henderson2021-10-062-1/+8
* tcg/s390x: Implement andc, orc, abs, neg, not vector operationsRichard Henderson2021-10-063-5/+39
* tcg/s390x: Implement minimal vector operationsRichard Henderson2021-10-061-4/+150
* tcg/s390x: Implement tcg_out_dup*_vecRichard Henderson2021-10-061-3/+119
* tcg/s390x: Implement tcg_out_mov for vector typesRichard Henderson2021-10-061-4/+68
* tcg/s390x: Implement tcg_out_ld/st for vector typesRichard Henderson2021-10-061-12/+120
* tcg/s390x: Add host vector frameworkRichard Henderson2021-10-065-5/+184
* tcg/s390x: Merge TCG_AREG0 and TCG_REG_CALL_STACK into TCGRegRichard Henderson2021-10-061-21/+7Star
* tcg/s390x: Change FACILITY representationRichard Henderson2021-10-062-51/+52
* tcg/s390x: Rename from tcg/s390Richard Henderson2021-10-064-0/+2809
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-06-01 01:36:58 +0200