summaryrefslogtreecommitdiffstats
path: root/tcg/sparc/tcg-target.h
Commit message (Expand)AuthorAgeFilesLines
* tcg: Remove TCG_TARGET_CON_SET_HRichard Henderson2021-02-021-1/+0Star
* tcg/sparc: Split out constraint sets to tcg-target-con-set.hRichard Henderson2021-02-021-0/+1
* tcg: Remove TCG_TARGET_CON_STR_HRichard Henderson2021-02-021-1/+0Star
* tcg/sparc: Split out target constraints to tcg-target-con-str.hRichard Henderson2021-02-021-4/+1Star
* tcg: Remove TCG_TARGET_SUPPORT_MIRRORRichard Henderson2021-01-071-1/+0Star
* tcg/sparc: Support split-wx code generationRichard Henderson2021-01-071-1/+1
* tcg: Add --accel tcg,split-wx propertyRichard Henderson2021-01-071-0/+1
* tcg: Adjust tb_target_set_jmp_target for split-wxRichard Henderson2021-01-071-1/+1
* tcg: Introduce INDEX_op_qemu_st8_i32Richard Henderson2021-01-071-0/+1
* util: Extract flush_icache_range to cacheflush.cRichard Henderson2021-01-021-8/+0Star
* tcg: Add INDEX_op_extract2_{i32,i64}Richard Henderson2019-04-241-0/+2
* tcg: Add TCG_TARGET_HAS_MEMORY_BSWAPRichard Henderson2018-12-171-0/+1
* tcg/sparc: Use constant pool for moviRichard Henderson2017-09-071-0/+2
* tcg: Move USE_DIRECT_JUMP discriminator to tcg/cpu/tcg-target.hRichard Henderson2017-09-071-0/+3
* tcg: Add tcg target default memory orderingPranith Kumar2017-09-051-0/+2
* tcg/sparc: Implement goto_ptrRichard Henderson2017-06-051-1/+1
* tcg: Introduce goto_ptr opcode and tcg_gen_lookup_and_goto_ptrEmilio G. Cota2017-06-051-0/+1
* tcg: Add opcode for ctpopRichard Henderson2017-01-101-0/+2
* tcg: Add clz and ctz opcodesRichard Henderson2017-01-101-0/+4
* tcg: Add field extraction primitivesRichard Henderson2017-01-101-0/+4
* tcg: Clean up tcg-target.h header guardsMarkus Armbruster2016-07-121-2/+3
* tcg: Split trunc_shr_i32 opcode into extr[lh]_i64_i32Richard Henderson2015-08-241-1/+2
* tcg: rename trunc_shr_i32 into trunc_shr_i64_i32Aurelien Jarno2015-08-241-1/+1
* tcg: add TCG_TARGET_TLB_DISPLACEMENT_BITSPaolo Bonzini2015-06-031-0/+1
* tcg-sparc: Use UMULXHI instructionRichard Henderson2014-09-291-1/+1
* tcg-sparc: Use ADDXC in addsub2_i64Richard Henderson2014-09-291-0/+6
* tcg-sparc: Support addsub2_i64Richard Henderson2014-09-291-2/+2
* tcg: Remove TCG_TARGET_HAS_new_ldstRichard Henderson2014-06-041-2/+0Star
* tcg-sparc: Define TCG_TARGET_INSN_UNIT_SIZERichard Henderson2014-05-121-0/+1
* tcg-sparc: Implement muls2_i32Richard Henderson2014-04-281-1/+1
* tcg-sparc: Use 64-bit registers with sparcv8plusRichard Henderson2014-04-281-11/+3Star
* tcg-sparc: Support trunc_shr_i32Richard Henderson2014-04-281-1/+1
* tcg: Add INDEX_op_trunc_shr_i32Richard Henderson2014-04-281-0/+1
* tcg: Use HOST_WORDS_BIGENDIANRichard Henderson2014-04-191-2/+0Star
* tcg-sparc: Convert to new ldst opcodesRichard Henderson2014-03-171-1/+1
* tcg-sparc: Don't handle remainderRichard Henderson2014-03-171-2/+2
* tcg: Add qemu_ld_st_i32/64Richard Henderson2013-10-101-0/+2
* tcg-sparc: Fix parenthesis warningRichard Henderson2013-09-201-1/+1
* tcg: Allow TCG_TARGET_REG_BITS to be specified independantlyRichard Henderson2013-09-021-0/+8
* tcg: Change flush_icache_range arguments to uintptr_tRichard Henderson2013-09-021-8/+4Star
* tcg: Add muluh and mulsh opcodesRichard Henderson2013-09-021-0/+4
* tcg: Split rem requirement from div requirementRichard Henderson2013-07-091-0/+2
* tcg: Add signed multiword multiplication operationsRichard Henderson2013-02-231-0/+2
* tcg: Add 64-bit multiword arithmetic operationsRichard Henderson2013-02-231-0/+3
* tcg-sparc: Always implement 32-bit multiword opsRichard Henderson2013-02-231-4/+3Star
* tcg: Make 32-bit multiword operations optional for 64-bit hostsRichard Henderson2013-02-231-0/+4
* janitor: add guards to headersPaolo Bonzini2012-12-191-0/+3
* Merge branch 'linux-user-for-upstream' of git://git.linaro.org/people/rikuvoi...Aurelien Jarno2012-10-191-2/+0Star
|\
| * tcg: Remove TCG_TARGET_HAS_GUEST_BASE definePeter Maydell2012-10-121-2/+0Star
* | tcg-sparc: Use Z constraint for %g0Richard Henderson2012-10-131-2/+3
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 08:59:19 +0100