summaryrefslogtreecommitdiffstats
path: root/tcg
Commit message (Expand)AuthorAgeFilesLines
* exec: Allocate code_gen_prologue from code_gen_bufferRichard Henderson2012-10-201-1/+1
* Merge branch 'linux-user-for-upstream' of git://git.linaro.org/people/rikuvoi...Aurelien Jarno2012-10-1911-26/+0Star
|\
| * tcg: Remove TCG_TARGET_HAS_GUEST_BASE definePeter Maydell2012-10-1211-26/+0Star
* | tcg: Optimize mulu2Richard Henderson2012-10-173-0/+47
* | tcg: Optimize half-dead add2/sub2Richard Henderson2012-10-171-1/+33
* | tcg: Constant fold add2 and sub2Richard Henderson2012-10-172-0/+44
* | tcg: Do constant folding on double-word comparisonsRichard Henderson2012-10-171-21/+72
* | tcg: Split out subroutines from do_constant_folding_condRichard Henderson2012-10-171-71/+81
* | tcg: Optimize double-word comparisons against zeroRichard Henderson2012-10-171-0/+39
* | tcg: Use common code when failing to optimizeRichard Henderson2012-10-171-59/+32Star
* | tcg: Swap commutative double-word comparisonsRichard Henderson2012-10-171-0/+26
* | tcg: Canonicalize add2 operand orderingRichard Henderson2012-10-171-0/+5
* | tcg: Split out swap_commutative as a subroutineRichard Henderson2012-10-171-32/+24Star
* | tcg-ia64: Implement depositRichard Henderson2012-10-172-2/+58
* | tcg/ia64: slightly optimize TLB access codeAurelien Jarno2012-10-171-5/+17
* | tcg/ia64: remove suboptimal register shifting in qemu_ld/st opsAurelien Jarno2012-10-171-39/+37Star
* | tcg/ia64: implement movcond_i32/64Aurelien Jarno2012-10-172-2/+40
* | tcg/ia64: use stack for TCG tempsBlue Swirl2012-10-171-3/+4
* | tcg/arm: Implement movcond_i32Peter Maydell2012-10-172-1/+11
* | tcg/arm: Factor out code to emit immediate or reg-reg opPeter Maydell2012-10-171-26/+20Star
* | tcg-sparc: Emit MOVR insns for setcond_i64 and movcond_64Richard Henderson2012-10-131-5/+30
* | tcg-sparc: Emit BPr insns for brcond_i64Richard Henderson2012-10-131-2/+47
* | tcg-sparc: Drop use of Bicc in favor of BPccRichard Henderson2012-10-131-160/+145Star
* | tcg-sparc: Optimize setcond2 equality compare with 0.Richard Henderson2012-10-131-3/+12
* | tcg-sparc: Use Z constraint for %g0Richard Henderson2012-10-132-60/+66
* | tcg-sparc: Fix add2/sub2Richard Henderson2012-10-131-8/+22
* | tcg-sparc: Fix setcondRichard Henderson2012-10-131-14/+19
* | tcg-sparc: Fix qemu_st for 32-bitRichard Henderson2012-10-131-3/+4
* | tcg-sparc: Fix setcond2Richard Henderson2012-10-131-20/+18Star
* | tcg-sparc: Implement movcond.Richard Henderson2012-10-132-9/+38
* | tcg-sparc: Fix brcond2Richard Henderson2012-10-131-16/+7Star
|/
* tcg: Remove redundant pointer from TCGContextStefan Weil2012-10-072-3/+1Star
* Merge branch 'trivial-patches' of git://github.com/stefanha/qemuAurelien Jarno2012-10-061-12/+3Star
|\
| * tcg/arm: Use tcg_out_mov_reg rather than inline equivalent codePeter Maydell2012-10-051-12/+3Star
* | tcg: Add tcg_high_condRichard Henderson2012-10-062-15/+19
* | tcg: Add TCG_COND_NEVER, TCG_COND_ALWAYSRichard Henderson2012-10-0611-41/+102
* | tcg: Add is_unsigned_condRichard Henderson2012-10-062-1/+6
* | tcg: remove obsolete jmp opAurelien Jarno2012-10-0612-70/+1Star
|/
* tci: Fix for AREG0 free modeStefan Weil2012-09-271-5/+5
* tcg/i386: fix build with -march < i686Aurelien Jarno2012-09-261-0/+2
* tcg: Streamline movcond_i64 using movcond_i32Richard Henderson2012-09-261-7/+15
* tcg: Streamline movcond_i64 using 32-bit arithmeticRichard Henderson2012-09-261-0/+20
* tcg: Sanity check goto_tb inputRichard Henderson2012-09-263-2/+14
* tcg: Sanity check deposit inputsRichard Henderson2012-09-261-0/+8
* tcg: Add tcg_debug_assertRichard Henderson2012-09-261-0/+9
* tcg: Implement concat*_i64 with deposit_i64Richard Henderson2012-09-261-30/+30
* tcg: Emit XORI as NOT for appropriate constantsRichard Henderson2012-09-261-4/+15
* tcg: Optimize initial inputs for ori_i64Richard Henderson2012-09-261-6/+13
* tcg: Emit ANDI as EXTU for appropriate constantsRichard Henderson2012-09-261-11/+56
* tcg: Adjust descriptions of *cond opcodesRichard Henderson2012-09-261-5/+5
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-13 18:19:49 +0200