blob: 9aff9a76f891e7801c23f981b0e7106b16fa9e52 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
/*
* nRF51 Random Number Generator
*
* QEMU interface:
* + Property "period_unfiltered_us": Time between two biased values in
* microseconds.
* + Property "period_filtered_us": Time between two unbiased values in
* microseconds.
* + sysbus MMIO regions 0: Memory Region with tasks, events and registers
* to be mapped to the peripherals instance address by the SOC.
* + Named GPIO output "irq": Interrupt line of the peripheral. Must be
* connected to the associated peripheral interrupt line of the NVIC.
* + Named GPIO output "eep_valrdy": Event set when new random value is ready
* to be read.
* + Named GPIO input "tep_start": Task that triggers start of continuous
* generation of random values.
* + Named GPIO input "tep_stop": Task that ends continuous generation of
* random values.
*
* Accuracy of the peripheral model:
* + Stochastic properties of different configurations of the random source
* are not modeled.
* + Generation of unfiltered and filtered random values take at least the
* average generation time stated in the production specification;
* non-deterministic generation times are not modeled.
*
* Copyright 2018 Steffen Görtz <contrib@steffen-goertz.de>
*
* This code is licensed under the GPL version 2 or later. See
* the COPYING file in the top-level directory.
*
*/
#ifndef NRF51_RNG_H
#define NRF51_RNG_H
#include "hw/sysbus.h"
#include "qemu/timer.h"
#include "qom/object.h"
#define TYPE_NRF51_RNG "nrf51_soc.rng"
OBJECT_DECLARE_SIMPLE_TYPE(NRF51RNGState, NRF51_RNG)
#define NRF51_RNG_SIZE 0x1000
#define NRF51_RNG_TASK_START 0x000
#define NRF51_RNG_TASK_STOP 0x004
#define NRF51_RNG_EVENT_VALRDY 0x100
#define NRF51_RNG_REG_SHORTS 0x200
#define NRF51_RNG_REG_SHORTS_VALRDY_STOP 0
#define NRF51_RNG_REG_INTEN 0x300
#define NRF51_RNG_REG_INTEN_VALRDY 0
#define NRF51_RNG_REG_INTENSET 0x304
#define NRF51_RNG_REG_INTENCLR 0x308
#define NRF51_RNG_REG_CONFIG 0x504
#define NRF51_RNG_REG_CONFIG_DECEN 0
#define NRF51_RNG_REG_VALUE 0x508
struct NRF51RNGState {
SysBusDevice parent_obj;
MemoryRegion mmio;
qemu_irq irq;
/* Event End Points */
qemu_irq eep_valrdy;
QEMUTimer timer;
/* Time between generation of successive unfiltered values in us */
uint16_t period_unfiltered_us;
/* Time between generation of successive filtered values in us */
uint16_t period_filtered_us;
uint8_t value;
uint32_t active;
uint32_t event_valrdy;
uint32_t shortcut_stop_on_valrdy;
uint32_t interrupt_enabled;
uint32_t filter_enabled;
};
#endif /* NRF51_RNG_H */
|
