blob: 4ae4dcce7e3d250e6cdf72816aba4ed79ff85f7a (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
/*
* Common network MII address and register definitions.
*
* Copyright (C) 2014 Beniamino Galvani <b.galvani@gmail.com>
*
* Allwinner EMAC register definitions from Linux kernel are:
* Copyright 2012 Stefan Roese <sr@denx.de>
* Copyright 2013 Maxime Ripard <maxime.ripard@free-electrons.com>
* Copyright 1997 Sten Wang
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef MII_H
#define MII_H
/* PHY registers */
#define MII_BMCR 0 /* Basic mode control register */
#define MII_BMSR 1 /* Basic mode status register */
#define MII_PHYID1 2 /* ID register 1 */
#define MII_PHYID2 3 /* ID register 2 */
#define MII_ANAR 4 /* Autonegotiation advertisement */
#define MII_ANLPAR 5 /* Autonegotiation lnk partner abilities */
#define MII_ANER 6 /* Autonegotiation expansion */
#define MII_ANNP 7 /* Autonegotiation next page */
#define MII_ANLPRNP 8 /* Autonegotiation link partner rx next page */
#define MII_CTRL1000 9 /* 1000BASE-T control */
#define MII_STAT1000 10 /* 1000BASE-T status */
#define MII_MDDACR 13 /* MMD access control */
#define MII_MDDAADR 14 /* MMD access address data */
#define MII_EXTSTAT 15 /* Extended Status */
#define MII_NSR 16
#define MII_LBREMR 17
#define MII_REC 18
#define MII_SNRDR 19
#define MII_TEST 25
/* PHY registers fields */
#define MII_BMCR_RESET (1 << 15)
#define MII_BMCR_LOOPBACK (1 << 14)
#define MII_BMCR_SPEED100 (1 << 13) /* LSB of Speed (100) */
#define MII_BMCR_SPEED MII_BMCR_SPEED100
#define MII_BMCR_AUTOEN (1 << 12) /* Autonegotiation enable */
#define MII_BMCR_PDOWN (1 << 11) /* Enable low power state */
#define MII_BMCR_ISOLATE (1 << 10) /* Isolate data paths from MII */
#define MII_BMCR_ANRESTART (1 << 9) /* Auto negotiation restart */
#define MII_BMCR_FD (1 << 8) /* Set duplex mode */
#define MII_BMCR_CTST (1 << 7) /* Collision test */
#define MII_BMCR_SPEED1000 (1 << 6) /* MSB of Speed (1000) */
#define MII_BMSR_100TX_FD (1 << 14) /* Can do 100mbps, full-duplex */
#define MII_BMSR_100TX_HD (1 << 13) /* Can do 100mbps, half-duplex */
#define MII_BMSR_10T_FD (1 << 12) /* Can do 10mbps, full-duplex */
#define MII_BMSR_10T_HD (1 << 11) /* Can do 10mbps, half-duplex */
#define MII_BMSR_100T2_FD (1 << 10) /* Can do 100mbps T2, full-duplex */
#define MII_BMSR_100T2_HD (1 << 9) /* Can do 100mbps T2, half-duplex */
#define MII_BMSR_EXTSTAT (1 << 8) /* Extended status in register 15 */
#define MII_BMSR_MFPS (1 << 6) /* MII Frame Preamble Suppression */
#define MII_BMSR_AN_COMP (1 << 5) /* Auto-negotiation complete */
#define MII_BMSR_RFAULT (1 << 4) /* Remote fault */
#define MII_BMSR_AUTONEG (1 << 3) /* Able to do auto-negotiation */
#define MII_BMSR_LINK_ST (1 << 2) /* Link status */
#define MII_BMSR_JABBER (1 << 1) /* Jabber detected */
#define MII_BMSR_EXTCAP (1 << 0) /* Ext-reg capability */
#define MII_ANAR_PAUSE_ASYM (1 << 11) /* Try for asymetric pause */
#define MII_ANAR_PAUSE (1 << 10) /* Try for pause */
#define MII_ANAR_TXFD (1 << 8)
#define MII_ANAR_TX (1 << 7)
#define MII_ANAR_10FD (1 << 6)
#define MII_ANAR_10 (1 << 5)
#define MII_ANAR_CSMACD (1 << 0)
#define MII_ANLPAR_ACK (1 << 14)
#define MII_ANLPAR_PAUSEASY (1 << 11) /* can pause asymmetrically */
#define MII_ANLPAR_PAUSE (1 << 10) /* can pause */
#define MII_ANLPAR_TXFD (1 << 8)
#define MII_ANLPAR_TX (1 << 7)
#define MII_ANLPAR_10FD (1 << 6)
#define MII_ANLPAR_10 (1 << 5)
#define MII_ANLPAR_CSMACD (1 << 0)
#define MII_ANER_NWAY (1 << 0) /* Can do N-way auto-nego */
#define MII_CTRL1000_FULL (1 << 9) /* 1000BASE-T full duplex */
#define MII_CTRL1000_HALF (1 << 8) /* 1000BASE-T half duplex */
#define MII_STAT1000_FULL (1 << 11) /* 1000BASE-T full duplex */
#define MII_STAT1000_HALF (1 << 10) /* 1000BASE-T half duplex */
/* List of vendor identifiers */
/* RealTek 8201 */
#define RTL8201CP_PHYID1 0x0000
#define RTL8201CP_PHYID2 0x8201
/* RealTek 8211E */
#define RTL8211E_PHYID1 0x001c
#define RTL8211E_PHYID2 0xc915
/* National Semiconductor DP83840 */
#define DP83840_PHYID1 0x2000
#define DP83840_PHYID2 0x5c01
/* National Semiconductor DP83848 */
#define DP83848_PHYID1 0x2000
#define DP83848_PHYID2 0x5c90
#endif /* MII_H */
|
