blob: d57386ec6cd31a824816255733882f770a8122f8 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
#ifndef TARGET_CRIS_MMU_H
#define TARGET_CRIS_MMU_H
#define CRIS_MMU_ERR_EXEC 0
#define CRIS_MMU_ERR_READ 1
#define CRIS_MMU_ERR_WRITE 2
#define CRIS_MMU_ERR_FLUSH 3
struct cris_mmu_result
{
uint32_t phy;
int prot;
int bf_vec;
};
void cris_mmu_init(CPUCRISState *env);
void cris_mmu_flush_pid(CPUCRISState *env, uint32_t pid);
int cris_mmu_translate(struct cris_mmu_result *res,
CPUCRISState *env, uint32_t vaddr,
MMUAccessType access_type, int mmu_idx, int debug);
#endif
|