summaryrefslogtreecommitdiffstats
path: root/tests/tcg/lm32/test_andhi.S
blob: 4f73af550bcd99090efcc069ff85044a392efe3f (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
.include "macros.inc"

start

test_name ANDHI_1
mvi r1, 0
andhi r3, r1, 0
check_r3 0

test_name ANDHI_2
mvi r1, 1
andhi r3, r1, 1
check_r3 0

test_name ANDHI_3
load r1 0x000f0000
andhi r3, r1, 1
check_r3 0x00010000

test_name ANDHI_4
load r1 0xffffffff
andhi r3, r1, 0xffff
check_r3 0xffff0000

test_name ANDHI_5
load r1 0xffffffff
andhi r3, r1, 0
check_r3 0

test_name ANDHI_6
load r3 0x55aaffff
andhi r3, r3, 0xaaaa
check_r3 0x00aa0000

end