summaryrefslogtreecommitdiffstats
path: root/tests/tcg/lm32/test_andi.S
blob: da1b0a32f787ba49c42c0fe602e92955b3e9aada (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
.include "macros.inc"

start

test_name ANDI_1
mvi r1, 0
andi r3, r1, 0
check_r3 0

test_name ANDI_2
mvi r1, 1
andi r3, r1, 1
check_r3 1

test_name ANDI_3
load r1 0x000f0000
andi r3, r1, 1
check_r3 0

test_name ANDI_4
load r1 0xffffffff
andi r3, r1, 0xffff
check_r3 0xffff

test_name ANDI_5
load r1 0xffffffff
andi r3, r1, 0
check_r3 0

test_name ANDI_6
load r3 0xffff55aa
andi r3, r3, 0xaaaa
check_r3 0x000000aa

end