summaryrefslogtreecommitdiffstats
path: root/src/arch/x86/include/bits
diff options
context:
space:
mode:
authorMichael Brown2014-04-24 15:49:08 +0200
committerMichael Brown2014-04-24 15:49:08 +0200
commitdce7107fc087092dc95b420504b26261933d5f73 (patch)
tree19f2d2d874fcaede9cfe98a52d362cd1b21e2822 /src/arch/x86/include/bits
parent[test] Add self-tests for flsl() (diff)
downloadipxe-dce7107fc087092dc95b420504b26261933d5f73.tar.gz
ipxe-dce7107fc087092dc95b420504b26261933d5f73.tar.xz
ipxe-dce7107fc087092dc95b420504b26261933d5f73.zip
[libc] Add inline assembly implementation of flsl() using BSR instruction
Signed-off-by: Michael Brown <mcb30@ipxe.org>
Diffstat (limited to 'src/arch/x86/include/bits')
-rw-r--r--src/arch/x86/include/bits/strings.h31
1 files changed, 31 insertions, 0 deletions
diff --git a/src/arch/x86/include/bits/strings.h b/src/arch/x86/include/bits/strings.h
new file mode 100644
index 000000000..62e0fbfba
--- /dev/null
+++ b/src/arch/x86/include/bits/strings.h
@@ -0,0 +1,31 @@
+#ifndef _BITS_STRINGS_H
+#define _BITS_STRINGS_H
+
+FILE_LICENCE ( GPL2_OR_LATER );
+
+/**
+ * Find last (i.e. most significant) set bit
+ *
+ * @v value Value
+ * @ret msb Most significant bit set in value (LSB=1), or zero
+ */
+static inline __attribute__ (( always_inline )) int __flsl ( long value ) {
+ long msb_minus_one;
+
+ /* If the input value is zero, the BSR instruction returns
+ * ZF=1 and leaves an undefined value in the output register.
+ * Perform this check in C rather than asm so that it can be
+ * omitted in cases where the compiler is able to prove that
+ * the input is non-zero.
+ */
+ if ( value ) {
+ __asm__ ( "bsr %1, %0"
+ : "=r" ( msb_minus_one )
+ : "rm" ( value ) );
+ return ( msb_minus_one + 1 );
+ } else {
+ return 0;
+ }
+}
+
+#endif /* _BITS_STRINGS_H */