summaryrefslogtreecommitdiffstats
path: root/src/drivers
Commit message (Expand)AuthorAgeFilesLines
* [gve] Rearm interrupts unconditionally on every pollMichael Brown2025-10-101-6/+7
* [gve] Use raw DMA addresses in descriptors in DQO-QPL modeMichael Brown2025-10-102-4/+5
* [gve] Report only packet completions for the transmit ringMichael Brown2025-10-092-12/+3Star
* [gve] Use dummy interrupt to trigger completion writeback in DQO modeMichael Brown2025-10-092-3/+37
* [gve] Add missing memory barriersMichael Brown2025-10-091-0/+3
* [intelxl] Use default dummy MSI-X target addressMichael Brown2025-10-092-34/+6Star
* [pci] Map all MSI-X interrupts to a dummy target address by defaultMichael Brown2025-10-091-0/+52
* [gve] Select preferred operating modeMichael Brown2025-10-061-1/+16
* [gve] Add support for out-of-order queuesMichael Brown2025-10-062-95/+398
* [gve] Cancel pending transmissions when closing deviceMichael Brown2025-10-061-6/+20
* [bnxt] Handle link related async eventsJoseph Wong2025-10-013-30/+105
* [gve] Allow for descriptor and completion lengths to vary by modeMichael Brown2025-09-302-17/+44
* [gve] Rename GQI-specific data structures and constantsMichael Brown2025-09-302-39/+48
* [gve] Allow for out-of-order buffer consumptionMichael Brown2025-09-302-71/+106
* [gve] Add support for raw DMA addressingMichael Brown2025-09-292-6/+24
* [gve] Add concept of a queue page list base device addressMichael Brown2025-09-292-6/+27
* [gve] Set descriptor and completion ring sizes when creating queuesMichael Brown2025-09-292-5/+25
* [gve] Add concept of operating modeMichael Brown2025-09-292-0/+42
* [gve] Remove separate concept of "packet descriptor"Michael Brown2025-09-292-37/+25Star
* [gve] Parse option list returned in device descriptorMichael Brown2025-09-262-1/+79
* [bnxt] Add error recovery supportJoseph Wong2025-09-183-60/+662
* [efi] Drag in MNP driver whenever SNP driver is presentMichael Brown2025-08-271-0/+4
* [bnxt] Update CQ doorbell typeJoseph Wong2025-08-131-2/+2
* [dwgpio] Use fdt_reg() to get GPIO port numbersMichael Brown2025-08-072-15/+9Star
* [fdt] Provide fdt_reg() for unsized single-entry regionsMichael Brown2025-08-071-7/+3Star
* [dwgpio] Add driver for the DesignWare GPIO controllerMichael Brown2025-08-053-5/+420
* [fdt] Use phandle as device locationMichael Brown2025-08-041-0/+1
* [dwmac] Show core version in debug messagesMichael Brown2025-07-302-0/+15
* [bnxt] Remove unnecessary test_if macroMichael Brown2025-07-303-9/+8Star
* [bnxt] Remove unnecessary I/O macrosJoseph Wong2025-07-302-19/+14Star
* [dwusb] Add driver for DesignWare USB3 host controllerMichael Brown2025-07-212-0/+154
* [xhci] Allow for non-PCI xHCI host controllersMichael Brown2025-07-212-1225/+89Star
* [xhci] Use root hub port number to determine slot typeMichael Brown2025-07-181-1/+2
* [init] Show initialisation function names in debug messagesMichael Brown2025-07-153-0/+3
* [efi] Assume that vendor wireless drivers are unusable via SNPMichael Brown2025-07-155-7/+36
* [dwmac] Add driver for DesignWare Ethernet MACMichael Brown2025-07-102-0/+894
* [riscv] Invalidate data cache on completed RX DMA buffersMichael Brown2025-07-101-2/+2
* [dma] Use virtual addresses for dma_map()Michael Brown2025-07-081-2/+2
* [bnxt] Update supported devices arrayJoseph Wong2025-07-031-2/+6
* [bnxt] Update device descriptionsJoseph Wong2025-07-021-59/+59
* [bnxt] Remove VLAN stripping logicJoseph Wong2025-06-293-102/+3Star
* [bnxt] Increase Tx descriptorsJoseph Wong2025-06-251-2/+2
* [legacy] Allocate legacy driver .bss-like segments at probe timeMichael Brown2025-06-2424-51/+80
* [legacy] Rename the global legacy NIC to "legacy_nic"Michael Brown2025-06-241-9/+11
* [legacy] Allocate extra padding in receive buffersMichael Brown2025-06-241-1/+2
* [dwuart] Read input clock frequency from the device treeMichael Brown2025-06-232-1/+10
* [uart] Wait for 16550 UART to become idle before modifying LCRMichael Brown2025-06-231-0/+3
* [dwuart] Add "ns16550a" compatible device IDMichael Brown2025-06-231-0/+1
* [dwuart] Add a basic driver for the Synopsys DesignWare UARTMichael Brown2025-06-221-0/+120
* [uart] Allow for dynamically registered 16550 UARTsMichael Brown2025-06-221-10/+5Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-03-06 06:31:56 +0100