summaryrefslogtreecommitdiffstats
path: root/Documentation/arm64
diff options
context:
space:
mode:
authorJames Morse2019-06-18 17:17:37 +0200
committerMarc Zyngier2019-07-05 14:03:30 +0200
commit5dcd0fdbb492d49dac6bf21c436dfcb5ded0a895 (patch)
tree6e71c4fc975663adba6a73c54042e031fa5c5390 /Documentation/arm64
parentKVM: arm64: Consume pending SError as early as possible (diff)
downloadkernel-qcow2-linux-5dcd0fdbb492d49dac6bf21c436dfcb5ded0a895.tar.gz
kernel-qcow2-linux-5dcd0fdbb492d49dac6bf21c436dfcb5ded0a895.tar.xz
kernel-qcow2-linux-5dcd0fdbb492d49dac6bf21c436dfcb5ded0a895.zip
KVM: arm64: Defer guest entry when an asynchronous exception is pending
SError that occur during world-switch's entry to the guest will be accounted to the guest, as the exception is masked until we enter the guest... but we want to attribute the SError as precisely as possible. Reading DISR_EL1 before guest entry requires free registers, and using ESB+DISR_EL1 to consume and read back the ESR would leave KVM holding a host SError... We would rather leave the SError pending and let the host take it once we exit world-switch. To do this, we need to defer guest-entry if an SError is pending. Read the ISR to see if SError (or an IRQ) is pending. If so fake an exit. Place this check between __guest_enter()'s save of the host registers, and restore of the guest's. SError that occur between here and the eret into the guest must have affected the guest's registers, which we can naturally attribute to the guest. The dsb is needed to ensure any previous writes have been done before we read ISR_EL1. On systems without the v8.2 RAS extensions this doesn't give us anything as we can't contain errors, and the ESR bits to describe the severity are all implementation-defined. Replace this with a nop for these systems. Signed-off-by: James Morse <james.morse@arm.com> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Diffstat (limited to 'Documentation/arm64')
0 files changed, 0 insertions, 0 deletions