summaryrefslogtreecommitdiffstats
path: root/Documentation/perf/qcom_l2_pmu.rst
diff options
context:
space:
mode:
authorMauro Carvalho Chehab2019-04-18 22:35:40 +0200
committerMauro Carvalho Chehab2019-07-15 14:20:26 +0200
commit6baec31591cee0f2f6d446abb81c828499a6ed23 (patch)
tree88060af2f686655c8b1fa8febb7a21662cbaa979 /Documentation/perf/qcom_l2_pmu.rst
parentdocs: blockdev: convert to ReST (diff)
downloadkernel-qcow2-linux-6baec31591cee0f2f6d446abb81c828499a6ed23.tar.gz
kernel-qcow2-linux-6baec31591cee0f2f6d446abb81c828499a6ed23.tar.xz
kernel-qcow2-linux-6baec31591cee0f2f6d446abb81c828499a6ed23.zip
docs: perf: convert to ReST
Rename the perf documentation files to ReST, add an index for them and adjust in order to produce a nice html output via the Sphinx build system. At its new index.rst, let's add a :orphan: while this is not linked to the main index.rst file, in order to avoid build warnings. Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
Diffstat (limited to 'Documentation/perf/qcom_l2_pmu.rst')
-rw-r--r--Documentation/perf/qcom_l2_pmu.rst39
1 files changed, 39 insertions, 0 deletions
diff --git a/Documentation/perf/qcom_l2_pmu.rst b/Documentation/perf/qcom_l2_pmu.rst
new file mode 100644
index 000000000000..c130178a4a55
--- /dev/null
+++ b/Documentation/perf/qcom_l2_pmu.rst
@@ -0,0 +1,39 @@
+=====================================================================
+Qualcomm Technologies Level-2 Cache Performance Monitoring Unit (PMU)
+=====================================================================
+
+This driver supports the L2 cache clusters found in Qualcomm Technologies
+Centriq SoCs. There are multiple physical L2 cache clusters, each with their
+own PMU. Each cluster has one or more CPUs associated with it.
+
+There is one logical L2 PMU exposed, which aggregates the results from
+the physical PMUs.
+
+The driver provides a description of its available events and configuration
+options in sysfs, see /sys/devices/l2cache_0.
+
+The "format" directory describes the format of the events.
+
+Events can be envisioned as a 2-dimensional array. Each column represents
+a group of events. There are 8 groups. Only one entry from each
+group can be in use at a time. If multiple events from the same group
+are specified, the conflicting events cannot be counted at the same time.
+
+Events are specified as 0xCCG, where CC is 2 hex digits specifying
+the code (array row) and G specifies the group (column) 0-7.
+
+In addition there is a cycle counter event specified by the value 0xFE
+which is outside the above scheme.
+
+The driver provides a "cpumask" sysfs attribute which contains a mask
+consisting of one CPU per cluster which will be used to handle all the PMU
+events on that cluster.
+
+Examples for use with perf::
+
+ perf stat -e l2cache_0/config=0x001/,l2cache_0/config=0x042/ -a sleep 1
+
+ perf stat -e l2cache_0/config=0xfe/ -C 2 sleep 1
+
+The driver does not support sampling, therefore "perf record" will
+not work. Per-task perf sessions are not supported.