diff options
| author | Andy Shevchenko | 2016-11-15 11:37:04 +0100 |
|---|---|---|
| committer | Lee Jones | 2016-11-29 09:21:36 +0100 |
| commit | 85a9419a254e234c997a2bf56b71264009ebc117 (patch) | |
| tree | 04e458302085ac63b7a643664b8bb91f144360ae /Documentation/sysrq.txt | |
| parent | mfd: rn5t618: Add Ricoh RC5T619 PMIC support (diff) | |
| download | kernel-qcow2-linux-85a9419a254e234c997a2bf56b71264009ebc117.tar.gz kernel-qcow2-linux-85a9419a254e234c997a2bf56b71264009ebc117.tar.xz kernel-qcow2-linux-85a9419a254e234c997a2bf56b71264009ebc117.zip | |
mfd: intel-lpss: Try to enable Memory-Write-Invalidate
Enable MWI mechanism if PCI bus master supports it.
It might be potential benefit in some cases. Documentation [1] says that
standard Memory Write might supply more current data than in the CPU modified
cache line and "trashing a line in the cache may trash some data that is more
current that in the memory line". This allows to avoid potential retries and
other performance degradation issues on the bus.
[1] PCI System Architecture, 4th edition, ISBN: 0-201-30974-2, pp.117-119.
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Lee Jones <lee.jones@linaro.org>
Diffstat (limited to 'Documentation/sysrq.txt')
0 files changed, 0 insertions, 0 deletions