summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/exynos5420.dtsi
diff options
context:
space:
mode:
authorLeela Krishna Amudala2013-06-19 15:16:06 +0200
committerKukjin Kim2013-06-19 15:18:48 +0200
commitd81c6cbec1595029ac68193dea5c52ae15acdde7 (patch)
tree5bcd9870647168f511cd14bbd20cb9ca784e9228 /arch/arm/boot/dts/exynos5420.dtsi
parentARM: EXYNOS: extend soft-reset support for EXYNOS5420 (diff)
downloadkernel-qcow2-linux-d81c6cbec1595029ac68193dea5c52ae15acdde7.tar.gz
kernel-qcow2-linux-d81c6cbec1595029ac68193dea5c52ae15acdde7.tar.xz
kernel-qcow2-linux-d81c6cbec1595029ac68193dea5c52ae15acdde7.zip
ARM: dts: add pinctrl support to EXYNOS5420
Add the required pin configuration support to EXYNOS5420 using pinctrl interface. Signed-off-by: Leela Krishna Amudala <l.krishna@samsung.com> Reviewed-by: Doug Anderson <dianders@chromium.org> Acked-by: Tomasz Figa <t.figa@samsung.com> Tested-by : Sunil Joshi <joshi@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/boot/dts/exynos5420.dtsi')
-rw-r--r--arch/arm/boot/dts/exynos5420.dtsi45
1 files changed, 45 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi
index 8474d63fc5e5..8c54c4b74f0e 100644
--- a/arch/arm/boot/dts/exynos5420.dtsi
+++ b/arch/arm/boot/dts/exynos5420.dtsi
@@ -14,9 +14,18 @@
*/
#include "exynos5.dtsi"
+/include/ "exynos5420-pinctrl.dtsi"
/ {
compatible = "samsung,exynos5420";
+ aliases {
+ pinctrl0 = &pinctrl_0;
+ pinctrl1 = &pinctrl_1;
+ pinctrl2 = &pinctrl_2;
+ pinctrl3 = &pinctrl_3;
+ pinctrl4 = &pinctrl_4;
+ };
+
cpus {
#address-cells = <1>;
#size-cells = <0>;
@@ -81,6 +90,42 @@
};
};
+ pinctrl_0: pinctrl@13400000 {
+ compatible = "samsung,exynos5420-pinctrl";
+ reg = <0x13400000 0x1000>;
+ interrupts = <0 45 0>;
+
+ wakeup-interrupt-controller {
+ compatible = "samsung,exynos4210-wakeup-eint";
+ interrupt-parent = <&gic>;
+ interrupts = <0 32 0>;
+ };
+ };
+
+ pinctrl_1: pinctrl@13410000 {
+ compatible = "samsung,exynos5420-pinctrl";
+ reg = <0x13410000 0x1000>;
+ interrupts = <0 78 0>;
+ };
+
+ pinctrl_2: pinctrl@14000000 {
+ compatible = "samsung,exynos5420-pinctrl";
+ reg = <0x14000000 0x1000>;
+ interrupts = <0 46 0>;
+ };
+
+ pinctrl_3: pinctrl@14010000 {
+ compatible = "samsung,exynos5420-pinctrl";
+ reg = <0x14010000 0x1000>;
+ interrupts = <0 50 0>;
+ };
+
+ pinctrl_4: pinctrl@03860000 {
+ compatible = "samsung,exynos5420-pinctrl";
+ reg = <0x03860000 0x1000>;
+ interrupts = <0 47 0>;
+ };
+
serial@12C00000 {
clocks = <&clock 257>, <&clock 128>;
clock-names = "uart", "clk_uart_baud0";