summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi
diff options
context:
space:
mode:
authorAndrew Lunn2017-07-17 22:25:03 +0200
committerShawn Guo2017-07-25 11:05:25 +0200
commitf64992d1a916c1c1caa9d87c6a31ca75e47c2071 (patch)
treefc49d90a6065811cdc5d614d106639c409403ec6 /arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi
parentARM: dts: imx6: RDU2: Add Switch EEPROM (diff)
downloadkernel-qcow2-linux-f64992d1a916c1c1caa9d87c6a31ca75e47c2071.tar.gz
kernel-qcow2-linux-f64992d1a916c1c1caa9d87c6a31ca75e47c2071.tar.xz
kernel-qcow2-linux-f64992d1a916c1c1caa9d87c6a31ca75e47c2071.zip
ARM: dts: imx6: RDU2: Add Switch interrupts
The Marvell switch has its interrupt pin connected to a GPIO line. Wire this up in the device tree. This then allows us to use interrupts from the embedded Ethernet PHYs in the switch. Also wire them up in device tree. Signed-off-by: Andrew Lunn <andrew@lunn.ch> Tested-by: Chris Healy <cphealy@gmail.com> Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi')
-rw-r--r--arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi53
1 files changed, 52 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi b/arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi
index d67bf81524a2..83f311a51cca 100644
--- a/arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-zii-rdu2.dtsi
@@ -630,13 +630,19 @@
#size-cells = <0>;
status = "okay";
- switch@0 {
+ switch: switch@0 {
compatible = "marvell,mv88e6085";
+ pinctrl-0 = <&pinctrl_switch_irq>;
+ pinctrl-names = "default";
#address-cells = <1>;
#size-cells = <0>;
reg = <0>;
dsa,member = <0 0>;
eeprom-length = <512>;
+ interrupt-parent = <&gpio6>;
+ interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
ports {
#address-cells = <1>;
@@ -645,11 +651,13 @@
port@0 {
reg = <0>;
label = "gigabit_proc";
+ phy-handle = <&switchphy0>;
};
port@1 {
reg = <1>;
label = "netaux";
+ phy-handle = <&switchphy1>;
};
port@2 {
@@ -666,11 +674,48 @@
port@3 {
reg = <3>;
label = "netright";
+ phy-handle = <&switchphy3>;
};
port@4 {
reg = <4>;
label = "netleft";
+ phy-handle = <&switchphy4>;
+ };
+ };
+
+ mdio {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ switchphy0: switchphy@0 {
+ reg = <0>;
+ interrupt-parent = <&switch>;
+ interrupts = <0 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ switchphy1: switchphy@1 {
+ reg = <1>;
+ interrupt-parent = <&switch>;
+ interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ switchphy2: switchphy@2 {
+ reg = <2>;
+ interrupt-parent = <&switch>;
+ interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ switchphy3: switchphy@3 {
+ reg = <3>;
+ interrupt-parent = <&switch>;
+ interrupts = <3 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ switchphy4: switchphy@4 {
+ reg = <4>;
+ interrupt-parent = <&switch>;
+ interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
};
};
};
@@ -891,6 +936,12 @@
>;
};
+ pinctrl_switch_irq: switchgrp {
+ fsl,pins = <
+ MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 0x4001b000
+ >;
+ };
+
pinctrl_tc358767: tc358767grp {
fsl,pins = <
MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x10