summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/meson8b.dtsi
diff options
context:
space:
mode:
authorMartin Blumenstingl2017-09-17 18:45:22 +0200
committerKevin Hilman2017-10-29 16:30:07 +0100
commit4a5a27116b447d00d0a0d3f554ea37ffe387657f (patch)
treee8b040e03f43a654089c7c6f9715191063f9e6b2 /arch/arm/boot/dts/meson8b.dtsi
parentARM: dts: meson: add the SDIO MMC controller (diff)
downloadkernel-qcow2-linux-4a5a27116b447d00d0a0d3f554ea37ffe387657f.tar.gz
kernel-qcow2-linux-4a5a27116b447d00d0a0d3f554ea37ffe387657f.tar.xz
kernel-qcow2-linux-4a5a27116b447d00d0a0d3f554ea37ffe387657f.zip
ARM: dts: meson8: add support for booting the secondary CPU cores
Booting the secondary CPU cores involves the following nodes/devices: - SCU (Snoop-Control-Unit, for which we already have a DT node) - a reset line for each CPU core, provided by the reset-controller which is built into the clock-controller - the PMU (power management unit) which controls the power of the CPU cores - a range in the SRAM specifically reserved for booting secondary CPU cores - the "enable-method" which activates booting the secondary CPU cores This adds all required nodes and properties to boot the secondary CPU cores. Suggested-by: Carlo Caione <carlo@caione.org> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Diffstat (limited to 'arch/arm/boot/dts/meson8b.dtsi')
0 files changed, 0 insertions, 0 deletions