diff options
| author | Srinivas Kandagatla | 2016-06-10 11:38:34 +0200 |
|---|---|---|
| committer | Andy Gross | 2016-06-28 00:36:51 +0200 |
| commit | ccd140b574e28a8f622fa53d8bac99e585d7ced6 (patch) | |
| tree | 283d7719dd4373d9216d504bdb9b9aa03755439d /arch/arm/boot/dts/qcom-apq8064.dtsi | |
| parent | dt: binding: Add Qualcomm WCNSS control binding (diff) | |
| download | kernel-qcow2-linux-ccd140b574e28a8f622fa53d8bac99e585d7ced6.tar.gz kernel-qcow2-linux-ccd140b574e28a8f622fa53d8bac99e585d7ced6.tar.xz kernel-qcow2-linux-ccd140b574e28a8f622fa53d8bac99e585d7ced6.zip | |
ARM: dts: apq8064: move sdcc1 pinctrl nodes to soc file
This patch moves out the sdcc1 pinctrl nodes out of board files to soc file,
so that it will be duplicated in other board files.
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
Signed-off-by: Andy Gross <andy.gross@linaro.org>
Diffstat (limited to 'arch/arm/boot/dts/qcom-apq8064.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/qcom-apq8064.dtsi | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index cf37d55f6e74..ce7ce846615e 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -859,6 +859,8 @@ sdcc1: sdcc@12400000 { status = "disabled"; compatible = "arm,pl18x", "arm,primecell"; + pinctrl-names = "default"; + pinctrl-0 = <&sdcc1_pins>; arm,primecell-periphid = <0x00051180>; reg = <0x12400000 0x2000>; interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>; |