diff options
author | Alexander Shiyan | 2013-07-02 18:02:29 +0200 |
---|---|---|
committer | Shawn Guo | 2013-08-22 17:28:57 +0200 |
commit | f0d8e3f186a55ee2296f15e0e6c515beb8cefacf (patch) | |
tree | 46a664b110583195b267828f665a0720522eb988 /arch/arm/boot/dts | |
parent | ARM: dts: imx27-phytec-phycore-rdk: Add CAN node (diff) | |
download | kernel-qcow2-linux-f0d8e3f186a55ee2296f15e0e6c515beb8cefacf.tar.gz kernel-qcow2-linux-f0d8e3f186a55ee2296f15e0e6c515beb8cefacf.tar.xz kernel-qcow2-linux-f0d8e3f186a55ee2296f15e0e6c515beb8cefacf.zip |
ARM: dts: imx27-phytec-phycore-som: Using labels for reusing UART, I2C and FEC
Signed-off-by: Alexander Shiyan <shc_work@mail.ru>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Diffstat (limited to 'arch/arm/boot/dts')
-rw-r--r-- | arch/arm/boot/dts/imx27-phytec-phycore-som.dts | 63 |
1 files changed, 30 insertions, 33 deletions
diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts index bd7df2ea1077..22d0d272be7a 100644 --- a/arch/arm/boot/dts/imx27-phytec-phycore-som.dts +++ b/arch/arm/boot/dts/imx27-phytec-phycore-som.dts @@ -19,39 +19,6 @@ memory { reg = <0xa0000000 0x08000000>; }; - - soc { - aipi@10000000 { /* aipi1 */ - serial@1000a000 { - status = "okay"; - }; - - i2c@1001d000 { - clock-frequency = <400000>; - status = "okay"; - at24@52 { - compatible = "at,24c32"; - pagesize = <32>; - reg = <0x52>; - }; - pcf8563@51 { - compatible = "nxp,pcf8563"; - reg = <0x51>; - }; - lm75@4a { - compatible = "national,lm75"; - reg = <0x4a>; - }; - }; - }; - - aipi@10020000 { /* aipi2 */ - ethernet@1002b000 { - phy-reset-gpios = <&gpio3 30 0>; - status = "okay"; - }; - }; - }; }; &cspi1 { @@ -163,12 +130,42 @@ }; }; +&fec { + phy-reset-gpios = <&gpio3 30 0>; + status = "okay"; +}; + +&i2c2 { + clock-frequency = <400000>; + status = "okay"; + + at24@52 { + compatible = "at,24c32"; + pagesize = <32>; + reg = <0x52>; + }; + + pcf8563@51 { + compatible = "nxp,pcf8563"; + reg = <0x51>; + }; + + lm75@4a { + compatible = "national,lm75"; + reg = <0x4a>; + }; +}; + &nfc { nand-bus-width = <8>; nand-ecc-mode = "hw"; status = "okay"; }; +&uart1 { + status = "okay"; +}; + &weim { status = "okay"; |