summaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
diff options
context:
space:
mode:
authorHarald Geyer2018-03-15 17:25:08 +0100
committerMaxime Ripard2018-03-19 22:12:28 +0100
commitc1cff65f9b16b31e731e2e75bbe06638c86e1996 (patch)
tree8635a8d008fc82cd05544a5984e206ffe5ae2535 /arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
parentarm64: dts: allwinner: a64: Add watchdog (diff)
downloadkernel-qcow2-linux-c1cff65f9b16b31e731e2e75bbe06638c86e1996.tar.gz
kernel-qcow2-linux-c1cff65f9b16b31e731e2e75bbe06638c86e1996.tar.xz
kernel-qcow2-linux-c1cff65f9b16b31e731e2e75bbe06638c86e1996.zip
arm64: dts: allwinner: a64: add simplefb for A64 SoC
The A64 SoC features two display pipelines, one has a LCD output, the other has a HDMI output. Add support for simplefb for the LCD output. Tested on Teres I. This patch was inspired by work of Icenowy Zheng. Signed-off-by: Harald Geyer <harald@ccbib.org> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Diffstat (limited to 'arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi')
-rw-r--r--arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi20
1 files changed, 20 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
index 8401e7f887ff..1b2ef28c42bd 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
@@ -52,6 +52,26 @@
#address-cells = <1>;
#size-cells = <1>;
+ chosen {
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges;
+
+/*
+ * The pipeline mixer0-lcd0 depends on clock CLK_MIXER0 from DE2 CCU.
+ * However there is no support for this clock on A64 yet, so we depend
+ * on the upstream clocks here to keep them (and thus CLK_MIXER0) up.
+ */
+ simplefb_lcd: framebuffer-lcd {
+ compatible = "allwinner,simple-framebuffer",
+ "simple-framebuffer";
+ allwinner,pipeline = "mixer0-lcd0";
+ clocks = <&ccu CLK_TCON0>,
+ <&ccu CLK_DE>, <&ccu CLK_BUS_DE>;
+ status = "disabled";
+ };
+ };
+
cpus {
#address-cells = <1>;
#size-cells = <0>;