summaryrefslogtreecommitdiffstats
path: root/arch/arm64/mm/proc.S
diff options
context:
space:
mode:
authorWill Deacon2015-10-06 19:46:23 +0200
committerCatalin Marinas2015-10-07 12:45:27 +0200
commit8e63d38876691756f9bc6930850f1fb77809be1b (patch)
tree74f5a739675a90c71d1f07e937c2e3f512781b7e /arch/arm64/mm/proc.S
parentarm64: proc: de-scope TLBI operation during cold boot (diff)
downloadkernel-qcow2-linux-8e63d38876691756f9bc6930850f1fb77809be1b.tar.gz
kernel-qcow2-linux-8e63d38876691756f9bc6930850f1fb77809be1b.tar.xz
kernel-qcow2-linux-8e63d38876691756f9bc6930850f1fb77809be1b.zip
arm64: flush: use local TLB and I-cache invalidation
There are a number of places where a single CPU is running with a private page-table and we need to perform maintenance on the TLB and I-cache in order to ensure correctness, but do not require the operation to be broadcast to other CPUs. This patch adds local variants of tlb_flush_all and __flush_icache_all to support these use-cases and updates the callers respectively. __local_flush_icache_all also implies an isb, since it is intended to be used synchronously. Reviewed-by: Catalin Marinas <catalin.marinas@arm.com> Acked-by: David Daney <david.daney@cavium.com> Acked-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Signed-off-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'arch/arm64/mm/proc.S')
0 files changed, 0 insertions, 0 deletions