summaryrefslogtreecommitdiffstats
path: root/arch/m68k/platform/coldfire/m5272.c
diff options
context:
space:
mode:
authorGreg Ungerer2012-07-15 14:01:08 +0200
committerGreg Ungerer2012-09-27 15:33:48 +0200
commit660b73e356a63d67231aab49d23e83b1a5a9ec87 (patch)
treef829ff36a22a50939125f9ae7b99170cca9079a6 /arch/m68k/platform/coldfire/m5272.c
parentm68knommu: make ColdFire SYPCR and RSR register definitions absolute addresses (diff)
downloadkernel-qcow2-linux-660b73e356a63d67231aab49d23e83b1a5a9ec87.tar.gz
kernel-qcow2-linux-660b73e356a63d67231aab49d23e83b1a5a9ec87.tar.xz
kernel-qcow2-linux-660b73e356a63d67231aab49d23e83b1a5a9ec87.zip
m68knommu: make ColdFire watchdog register definitions absolute addresses
Make all definitions of the ColdFire Software watchdog registers absolute addresses. Currently some are relative to the MBAR peripheral region. The various ColdFire parts use different methods to address the internal registers, some are absolute, some are relative to peripheral regions which can be mapped at different address ranges (such as the MBAR and IPSBAR registers). We don't want to deal with this in the code when we are accessing these registers, so make all register definitions the absolute address - factoring out whether it is an offset into a peripheral region. This makes them all consistently defined, and reduces the occasional bugs caused by inconsistent definition of the register addresses. Signed-off-by: Greg Ungerer <gerg@uclinux.org>
Diffstat (limited to 'arch/m68k/platform/coldfire/m5272.c')
-rw-r--r--arch/m68k/platform/coldfire/m5272.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/arch/m68k/platform/coldfire/m5272.c b/arch/m68k/platform/coldfire/m5272.c
index e68bc7a148eb..a95680b7ed6e 100644
--- a/arch/m68k/platform/coldfire/m5272.c
+++ b/arch/m68k/platform/coldfire/m5272.c
@@ -50,9 +50,9 @@ static void m5272_cpu_reset(void)
{
local_irq_disable();
/* Set watchdog to reset, and enabled */
- __raw_writew(0, MCF_MBAR + MCFSIM_WIRR);
- __raw_writew(1, MCF_MBAR + MCFSIM_WRRR);
- __raw_writew(0, MCF_MBAR + MCFSIM_WCR);
+ __raw_writew(0, MCFSIM_WIRR);
+ __raw_writew(1, MCFSIM_WRRR);
+ __raw_writew(0, MCFSIM_WCR);
for (;;)
/* wait for watchdog to timeout */;
}