summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/tlb-r3k.c
diff options
context:
space:
mode:
authorManuel Lauss2011-08-02 19:51:08 +0200
committerRalf Baechle2011-10-25 00:34:23 +0200
commit694b8c35e95078bfe1cb1388bf0cf7942e32f009 (patch)
tree48bee7be04d87d7c42a27f44cba579e7022159e8 /arch/mips/mm/tlb-r3k.c
parentMMC: au1xmmc: Remove Alchemy CPU subtype dependencies (diff)
downloadkernel-qcow2-linux-694b8c35e95078bfe1cb1388bf0cf7942e32f009.tar.gz
kernel-qcow2-linux-694b8c35e95078bfe1cb1388bf0cf7942e32f009.tar.xz
kernel-qcow2-linux-694b8c35e95078bfe1cb1388bf0cf7942e32f009.zip
MIPS: Remove __init from add_wired_entry()
For Alchemy-PCI I need to add a wired entry after resuming from RAM; remove the __init from add_wired_entry() so that this actually works. Signed-off-by: Manuel Lauss <manuel.lauss@googlemail.com> To: Linux-MIPS <linux-mips@linux-mips.org> Patchwork: https://patchwork.linux-mips.org/patch/2684/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/mm/tlb-r3k.c')
-rw-r--r--arch/mips/mm/tlb-r3k.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/mips/mm/tlb-r3k.c b/arch/mips/mm/tlb-r3k.c
index 40424affef83..87bb85d8d537 100644
--- a/arch/mips/mm/tlb-r3k.c
+++ b/arch/mips/mm/tlb-r3k.c
@@ -223,8 +223,8 @@ void __update_tlb(struct vm_area_struct *vma, unsigned long address, pte_t pte)
local_irq_restore(flags);
}
-void __init add_wired_entry(unsigned long entrylo0, unsigned long entrylo1,
- unsigned long entryhi, unsigned long pagemask)
+void add_wired_entry(unsigned long entrylo0, unsigned long entrylo1,
+ unsigned long entryhi, unsigned long pagemask)
{
unsigned long flags;
unsigned long old_ctx;