summaryrefslogtreecommitdiffstats
path: root/arch/mips/sibyte
diff options
context:
space:
mode:
authorRalf Baechle2007-10-12 00:46:05 +0200
committerRalf Baechle2007-10-12 00:46:05 +0200
commit641e97f318870921d048154af6807e46e43c307a (patch)
tree6e0984a1bc8932db848be3fdb104a92c97fe341a /arch/mips/sibyte
parent[MIPS] Alchemy: remove useless prototypes. (diff)
downloadkernel-qcow2-linux-641e97f318870921d048154af6807e46e43c307a.tar.gz
kernel-qcow2-linux-641e97f318870921d048154af6807e46e43c307a.tar.xz
kernel-qcow2-linux-641e97f318870921d048154af6807e46e43c307a.zip
[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.
It may not be perfect yet but the SB1 code is badly borken and has horrible performance issues. Downside: This seriously breaks support for pass 1 parts of the BCM1250 where indexed cacheops don't work quite reliable but I seem to be the last one on the planet with a pass 1 part anyway. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/sibyte')
0 files changed, 0 insertions, 0 deletions