diff options
| author | Cyril Bur | 2016-09-23 08:18:26 +0200 |
|---|---|---|
| committer | Michael Ellerman | 2016-10-04 11:33:16 +0200 |
| commit | d986d6f4d0ee30ad096ed7e59670f56ca8f23b57 (patch) | |
| tree | 1a517229f3f1b57bdd1ddf4798dea6709b9b6cb5 /arch/powerpc/kernel/fpu.S | |
| parent | powerpc: tm: Rename transct_(*) to ck(\1)_state (diff) | |
| download | kernel-qcow2-linux-d986d6f4d0ee30ad096ed7e59670f56ca8f23b57.tar.gz kernel-qcow2-linux-d986d6f4d0ee30ad096ed7e59670f56ca8f23b57.tar.xz kernel-qcow2-linux-d986d6f4d0ee30ad096ed7e59670f56ca8f23b57.zip | |
powerpc: Remove do_load_up_transact_{fpu,altivec}
Previous rework of TM code leaves these functions unused
Signed-off-by: Cyril Bur <cyrilbur@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to 'arch/powerpc/kernel/fpu.S')
| -rw-r--r-- | arch/powerpc/kernel/fpu.S | 26 |
1 files changed, 0 insertions, 26 deletions
diff --git a/arch/powerpc/kernel/fpu.S b/arch/powerpc/kernel/fpu.S index 181c18707f08..08d14b096eb9 100644 --- a/arch/powerpc/kernel/fpu.S +++ b/arch/powerpc/kernel/fpu.S @@ -50,32 +50,6 @@ END_FTR_SECTION_IFSET(CPU_FTR_VSX); \ #define REST_32FPVSRS(n,c,base) __REST_32FPVSRS(n,__REG_##c,__REG_##base) #define SAVE_32FPVSRS(n,c,base) __SAVE_32FPVSRS(n,__REG_##c,__REG_##base) -#ifdef CONFIG_PPC_TRANSACTIONAL_MEM -/* void do_load_up_transact_fpu(struct thread_struct *thread) - * - * This is similar to load_up_fpu but for the transactional version of the FP - * register set. It doesn't mess with the task MSR or valid flags. - * Furthermore, we don't do lazy FP with TM currently. - */ -_GLOBAL(do_load_up_transact_fpu) - mfmsr r6 - ori r5,r6,MSR_FP -#ifdef CONFIG_VSX -BEGIN_FTR_SECTION - oris r5,r5,MSR_VSX@h -END_FTR_SECTION_IFSET(CPU_FTR_VSX) -#endif - SYNC - MTMSRD(r5) - - addi r7,r3,THREAD_CKFPSTATE - lfd fr0,FPSTATE_FPSCR(r7) - MTFSF_L(fr0) - REST_32FPVSRS(0, R4, R7) - - blr -#endif /* CONFIG_PPC_TRANSACTIONAL_MEM */ - /* * Load state from memory into FP registers including FPSCR. * Assumes the caller has enabled FP in the MSR. |