diff options
| author | Andre Przywara | 2010-09-06 15:14:17 +0200 |
|---|---|---|
| committer | H. Peter Anvin | 2010-09-08 22:32:55 +0200 |
| commit | 7ef8aa72ab176e0288f363d1247079732c5d5792 (patch) | |
| tree | 442f8af02bd75a759a5934556728ade8f0a58de7 /arch/x86/kvm/x86.c | |
| parent | x86, AMD: Remove needless CPU family check (for L3 cache info) (diff) | |
| download | kernel-qcow2-linux-7ef8aa72ab176e0288f363d1247079732c5d5792.tar.gz kernel-qcow2-linux-7ef8aa72ab176e0288f363d1247079732c5d5792.tar.xz kernel-qcow2-linux-7ef8aa72ab176e0288f363d1247079732c5d5792.zip | |
x86, cpu: Fix renamed, not-yet-shipping AMD CPUID feature bit
The AMD SSE5 feature set as-it has been replaced by some extensions
to the AVX instruction set. Thus the bit formerly advertised as SSE5
is re-used for one of these extensions (XOP).
Although this changes the /proc/cpuinfo output, it is not user visible, as
there are no CPUs (yet) having this feature.
To avoid confusion this should be added to the stable series, too.
Cc: stable@kernel.org [.32.x .34.x, .35.x]
Signed-off-by: Andre Przywara <andre.przywara@amd.com>
LKML-Reference: <1283778860-26843-2-git-send-email-andre.przywara@amd.com>
Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
Diffstat (limited to 'arch/x86/kvm/x86.c')
| -rw-r--r-- | arch/x86/kvm/x86.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c index 3a09c625d526..dd54779ccbea 100644 --- a/arch/x86/kvm/x86.c +++ b/arch/x86/kvm/x86.c @@ -1996,7 +1996,7 @@ static void do_cpuid_ent(struct kvm_cpuid_entry2 *entry, u32 function, const u32 kvm_supported_word6_x86_features = F(LAHF_LM) | F(CMP_LEGACY) | F(SVM) | 0 /* ExtApicSpace */ | F(CR8_LEGACY) | F(ABM) | F(SSE4A) | F(MISALIGNSSE) | - F(3DNOWPREFETCH) | 0 /* OSVW */ | 0 /* IBS */ | F(SSE5) | + F(3DNOWPREFETCH) | 0 /* OSVW */ | 0 /* IBS */ | F(XOP) | 0 /* SKINIT */ | 0 /* WDT */; /* all calls to cpuid_count() should be made on the same cpu */ |