diff options
| author | Borislav Petkov | 2017-01-09 12:41:44 +0100 |
|---|---|---|
| committer | Thomas Gleixner | 2017-01-09 23:11:14 +0100 |
| commit | f3e2a51f568d9f33370f4e8bb05669a34223241a (patch) | |
| tree | f9a55874706d07e78e8472433074d1e1fe4ee11f /arch/x86/lguest | |
| parent | x86/CPU: Add native CPUID variants returning a single datum (diff) | |
| download | kernel-qcow2-linux-f3e2a51f568d9f33370f4e8bb05669a34223241a.tar.gz kernel-qcow2-linux-f3e2a51f568d9f33370f4e8bb05669a34223241a.tar.xz kernel-qcow2-linux-f3e2a51f568d9f33370f4e8bb05669a34223241a.zip | |
x86/microcode: Use native CPUID to tickle out microcode revision
Intel supplies the microcode revision value in MSR 0x8b
(IA32_BIOS_SIGN_ID) after CPUID(1) has been executed. Execute it each
time before reading that MSR.
It used to do sync_core() which did do CPUID but
c198b121b1a1 ("x86/asm: Rewrite sync_core() to use IRET-to-self")
changed the sync_core() implementation so we better make the microcode
loading case explicit, as the SDM documents it.
Reported-and-tested-by: Jun'ichi Nomura <j-nomura@ce.jp.nec.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Link: http://lkml.kernel.org/r/20170109114147.5082-3-bp@alien8.de
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to 'arch/x86/lguest')
0 files changed, 0 insertions, 0 deletions